- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

description

These devices contain two independent 4-input positive NOR gates. They perform the Boolean functions:


 $Y = \overline{A} + \overline{B} + \overline{C} + \overline{D}$ or $Y = \overline{A} \cdot \overline{B} \cdot \overline{C} \cdot \overline{D}$ in positive logic.

The SN54HC4002 is characterized for operation over the full military temperature range of $-55\,^{\circ}\text{C}$ to $125\,^{\circ}\text{C}$. The SN74HC4002 is characterized for operation from $-40\,^{\circ}\text{C}$ to $85\,^{\circ}\text{C}$.

FUNCTION TABLE

	INP	OUTPUT		
A	В	С	D	[Y
Н	Х	Х	Х	Ĺ.
X	Н	Х	Х	L
x	Х	н	X	l L
X	X	X	Н	L
L	L	L	L	н

logic symbol†




[†]This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

SN54HC4002 . . . J PACKAGE SN74HC4002 . . . D OR N PACKAGE (TOP VIEW)


1Y [U14DVCC 1A 🗌 13 2Y 18 □ 12 2D 3 1C [14 11 2C 1D 🛮 5 10 2B NC ☐6 9 2A GND ☐7 8∏NC

SN54HC4002 . . . FK PACKAGE (TOP VIEW)



NC-No internal connection

logic diagram (positive logic)



Pin numbers shown are for D, J, and N packages.

absolute maximum ratings over operating free-air temperature range[†]

Supply voltage range, VCC0.5 V to 7 V
Input clamp current, IjK (VI < 0 or VI $> VCC$) ± 20 mA
Output clamp current, IOK (VO < 0 or VO > VCC) ±20 mA
Continuous output current, IO (VO = 0 to VCC)
Continuous current through VCC or GND pins ±50 mA
Lead temperature 1,6 mm (1/16 in) from case for 60 s: FK or J package
Lead temperature 1,6 mm (1/16 in) from case for 10 s: D or N package
Storage temperature range

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

			SN54HC4002		SN74HC4002			UNIT	
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage		2	5	6	2	5	6	V
		V _{CC} = 2 V	1.5			1.5			
V _{IH} High-level input voltage	High-level input voltage	$V_{CC} = 4.5 V$	3.15			3.15			٧
		V _{CC} = 6 V	4.2			4.2			
		V _{CC} = 2 V	0		0.3	0		0.3	
V _{IL} Low-level input voltage	Low-level input voltage	V _{CC} = 4.5 V	0		0.9	0		0.9	V
		$V_{CC} = 6 V$	0		1.2	0		1.2	
V _I	Input voltage		0		Vcc	0		V _{CC} _	٧
Vo	Output voltage		0		VCC_	0		Vcc	V
t _t Input ti		V _{CC} = 2 V	0		1000	0		1000	
	Input transition (rise and fall) times	$V_{CC} = 4.5 \text{ V}$	0		500	0		500	กร
		V _{CC} = 6 V	0		400	0		400	
Тд	Operating free-air temperature		- 55		125	-40		85	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

		vcc	TA = 25°C			SN54HC4002		SN74HC4002		UNIT
PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	MIN	MAX	MIN	MAX	ONIT
Voн		2 V	1.9	1.998		1.9		1.9		
	$V_{I} = V_{IH}$ or V_{IL} , $I_{OH} = -20 \mu A$	4.5 V	4,4	4.499		4.4		4.4		
		6 V	5.9	5.999		5.9	_	5.9		V
	$V_I = V_{IH}$ or V_{IL} , $I_{OH} = -4$ mA	4.5 V	3.98	4.30	· ·	3.7		3.84		
	$V_{\parallel} = V_{\parallel H}$ or $V_{\parallel L}$, $I_{OH} = -5.2$ mA	6 V	5.48	5.80		5.2		5.34	l	
V _{OL}	$V_{\parallel} = V_{\parallel H}$ or $V_{\parallel L}$, $I_{OL} = 20 \mu A$	2 V		0.002	0.1		0.1		0.1	
		4.5 V		0.001	0.1		0.1	İ	0.1	
		6 V		0.001	0.1		0.1	_	0.1	V
	VI = VIH or VIL, IOL = 4 mA	4.5 V		0.17	0.26		0.4		0.33	
	VI = VIH or VIL, IOL = 5.2 mA	6 V		0.15	0.26		0.4		0.33	
11	V _I = V _{CC} or 0	6 V		±0.1	±100		± 1000	±	1000	nΑ
lcc	$V_I = V_{CC}$ or 0, $I_{O} = 0$	6 V			2		40		20	μΑ
Ci		2 to 6 V		3	10		10		10	pF

switching characteristics over recommended operating free-air temperature range (unless otherwise noted), $C_L = 50 \text{ pF}$ (see Note 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	Vcc	TA = 25°C			SN54HC4002		SN74HC4002		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	ONL
			2 V		44	110		165		140	
^t pd	A thru D	Y	4.5 V		12	22		33		28	ns
			6 V		11	19		28		24	
tt			2 V		38	75		110		95	
		Y	4.5 V		8	15		22		19	กร
			6 V	1	6	13		19		16	

C _{pd}	Power dissipation capacitance per gate	No load, TA = 25°C	25 pF typ
			<u> </u>

Note 1: Load circuits and voltage waveforms are shown in Section 1.

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated