SCLS065C - NOVEMBER 1988 - REVISED JUNE 2000

- Inputs Are TTL-Voltage Compatible
- Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) DIPs

description


These devices contain four independent 2-input NOR gates. They perform the Boolean function $Y = \overline{A} \bullet \overline{B}$ or $Y = \overline{A} + \overline{B}$ in positive logic.

The SN54HCT02 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74HCT02 is characterized for operation from –40°C to 85°C.


FUNCTION TABLE (each gate)

INP	UTS	OUTPUT
Α	В	Y
Н	Χ	L
X	Н	L
L	L	Н

SN54HCT02 . . . J OR W PACKAGE SN74HCT02 . . . D, DB, OR N PACKAGE (TOP VIEW




SN54HCT02...FK PACKAGE (TOP VIEW)



NC - No internal connection

logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, DB, J, N, and W packages.

logic diagram, each gate (positive logic)





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SCLS065C - NOVEMBER 1988 - REVISED JUNE 2000

absolute maximum ratings over operating free-air temperature range†

Supply voltage range, V _{CC}	0.5 V to 7 V
Input clamp current, $I_{ K }(V_1 < 0 \text{ or } V_1 > V_{CC})$ (see Note 1).	±20 mA
Output clamp current, I _{OK} (V _O < 0 or V _O > V _{CC}) (see Note	1) ±20 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±25 mA
Continuous current through V _{CC} or GND	±50 mA
Package thermal impedance, θ_{JA} (see Note 2): D package	86°C/W
DB package	e 96°C/W
N package	80°C/W
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions (see Note 3)

			SN54HCT02			SN74HCT02			UNIT
			MIN	NOM N	IAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage		4.5	5 🖈	5.5	4.5	5	5.5	V
VIH	High-level input voltage	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	2	, Z		2			V
V_{IL}	Low-level input voltage	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	0	72	8.0	0		0.8	V
٧ _I	Input voltage		0	\ \ \ \	'cc	0		VCC	V
٧o	Output voltage		0	\$ V	'cc	0		VCC	V
t _t	Input transition (rise and fall) time		9 C		500	0		500	ns
TA	Operating free-air temperature		-55		125	-40		85	°C

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		Vaa	T _A = 25°C			SN54HCT02		SN74HCT02		UNIT
PARAMETER			vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
Vou	I _{OH} = -20 μA		4.5 V	4.4	4.499		4.4		4.4		V
VOH	VI = VIH or VIL	I _{OH} = -4 mA	4.5 V	3.98	4.3		3.7	7	3.84		\ \ \
Va		I _{OL} = 20 μA	4.5 V		0.001	0.1		0.1		0.1	V
VOL		I _{OL} = 4 mA	4.5 V		0.17	0.26		0.4		0.33	v
lį	$V_I = V_{CC}$ or 0		5.5 V		±0.1	±100	۲,	±1000		±1000	nA
Icc	$V_I = V_{CC}$ or 0,	IO = 0	5.5 V			2	2/2/	40		20	μΑ
ΔlCC [‡]	One input at 0.5 V of Other inputs at 0 or		5.5 V		1.4	2.4	704 ₀	3		2.9	mA
C _i			4.5 V to 5.5 V		3	10		10		10	pF

 $[\]ddagger$ This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V_{CC}.



NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

^{2.} The package thermal impedance is calculated in accordance with JESD 51.


switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER FROM TO (OUTPUT) VC	FROM	FROM TO		FROM TO		FROM TO		Vaa	T,	չ = 25°C	;	SN54HC1	Γ02	SN74H	ICT02	UNIT
	VCC	MIN	TYP	MAX	MIN N	MAX	MIN	MAX	ONIT							
	t _{pd} A or B Y	V	4.5 V		11	20	ć	30		25	no					
ι _{bd}		ī	5.5 V		10	18	2017	27		22	ns					
	V	4.5 V		9	15	OPICEN	22		19	no						
Lt.		ī	5.5 V		8	14	.6.	20		17	ns					

operating characteristics, T_A = 25°C

	PARAMETER	TEST CONDITIONS	TYP	UNIT
C	d Power dissipation capacitance	No load	20	pF

PARAMETER MEASUREMENT INFORMATION



- NOTES: A. C_L includes probe and test-fixture capacitance.
 - B. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O = 50 Ω , t_f = 6 ns.
 - C. The outputs are measured one at a time with one input transition per measurement.
 - D. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated