TEXAS INSTRUMENTS

Data sheet acquired from Harris Semiconductor
SCHS199

February 1998

CD74HC4016

High-Speed CMOS Logic
Quad Bilateral Switch

Features

- **Wide Analog-Input-Voltage Range . . . . 0V to 10V**

- **Low "ON" Resistance**
  - **45Ω (Typ) . . . . V$_{CC}$ = 4.5V**
  - **35Ω (Typ) . . . . V$_{CC}$ = 6V**
  - **30Ω (Typ) . . . . 1fcV$_{CC}$ = 9V**

- **Fast Switching and Propagation Delay Times**

- **Low "OFF" Leakage Current**

- **Built-In "Break-Before-Make" Switching**

- **Suitable for Sample and Hold Applications**

- **Wide Operating Temperature Range . . . -55^{o}C to 125^{o}C**

- **HC Types**
  - **2V to 10V Operation**
  - **High Noise Immunity: N$_{IL}$ = 30%, N$_{IH}$ = 30% of V$_{CC}$ at V$_{CC}$ = 5V**

Description

The Harris CD74HC4016 contains four independent digitally controlled analog switches that use silicon-gate CMOS technology to achieve operating speeds similar to LSTTL with the low power consumption of standard CMOS integrated circuits.

Each switch has two input/output terminals (nY, nZ) and an active high enable input (nE). Current through the switch will not cause additional V$_{CC}$ current provided the analog voltage is maintained between V$_{CC}$ and GND.

Ordering Information

| PART NUMBER	TEMP. RANGE (^{o}C)	PACKAGE	PKG. NO.
CD74HC4016E	-55 to 125	14 Ld PDIP	E14.3
CD74HC4016E	-55 to 125	14 Ld SOIC	M14.15

NOTES:

1. When ordering, use the entire part number. Add the suffix 96 to obtain the variant in the tape and reel.

2. Wafer and die for this part number is available which meets all electrical specifications. Please contact your local sales office or Harris customer service for ordering information.

Pinout

CD74HC4016
(PDIP)
TOP VIEW

1Y	1	14 V$_{CC}$
1Z	2	13 1E
2Z	3	12 4E
2Y	4	11 4Y
2E	5	10 4Z
3E	6	9 3Z
GND	7	8 3Y

File Number **1917.1**

Functional Diagram

```
        13 ┌──────────┐ 1
1E ────────┤          ├──────── 1Y
           │          │ 2
           │          ├──────── 1Z
        5  │          │ 4
2E ────────┤          ├──────── 2Y
           │          │ 3
           │          ├──────── 2Z
        6  │          │ 8
3E ────────┤          ├──────── 3Y
           │          │ 9
           │          ├──────── 3Z
        12 │          │ 11
4E ────────┤          ├──────── 4Y
           │          │ 10
           └──────────┘──────── 4Z
```

V_{CC} = 14
GND = 7

TRUTH TABLE

| INPUT nE	SWITCH
L	OFF
H	ON

NOTE:
H = High Level Voltage
L = Low Level Voltage

Logic Diagram

CD74HC4016

Absolute Maximum Ratings

DC Supply Voltage, V_{CC} . . . . -0.5V to 7V
DC Input Diode Current, I_{IK}
   For V_I < -0.5V or V_I > V_{CC} + 0.5V . . . . $\pm$20mA
DC Drain Current, per Output, I_O
   For -0.5V < V_O < V_{CC} + 0.5V . . . . $\pm$25mA
DC Output Diode Current, I_{OK}
   For V_O < -0.5V or V_O > V_{CC} + 0.5V . . . . $\pm$20mA
DC Output Source or Sink Current per Output Pin, I_O
   For V_O > -0.5V or V_O < V_{CC} + 0.5V . . . . $\pm$25mA
DC V_{CC} or Ground Current, I_{CC} . . . . $\pm$50mA

Operating Conditions

Temperature Range, T_A . . . . -55^{o}C to 125^{o}C
Supply Voltage Range, V_{CC}
   HC Types . . . . .2V to 10V
DC Input or Output Voltage, V_I, V_O . . . . 0V to V_{CC}
Input Rise and Fall Time
   2V . . . . 1000ns (Max)
   4.5V. . . . . 500ns (Max)
   6V . . . . 400ns (Max)
   9V . . . . 250ns (Max)

Thermal Information

Thermal Resistance (Typical, Note 3) θ_{JA} (^{o}C/W)
   PDIP Package   90
Maximum Junction Temperature (Plastic Package) . . . . 150^{o}C
Maximum Storage Temperature Range . . . .-65^{o}C to 150^{o}C
Maximum Lead Temperature (Soldering 10s) . . . . 300^{o}C

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

3. θ_{JA} is measured with the component mounted on an evaluation PC board in free air.

DC Electrical Specifications

PARAMETER	SYMBOL	TEST CONDITIONS			25^{o}C			-40^{o}C TO 85^{o}C		-55^{o}C TO 125^{o}C		UNITS
		V_I (V)	V_{IS} (V)	V_{CC} (V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
HC TYPES												
High Level Input Voltage	V_{IH}	-	-	2	1.5	-	-	1.5	-	1.5	-	V
				4.5	3.15	-	-	3.15	-	3.15	-	V
				6	4.2	-	-	4.2	-	4.2	-	V
Low Level Input Voltage	V_{IL}	-	-	2	-	-	0.5	-	0.5	-	0.5	V
				4.5	-	-	1.35	-	1.35	-	1.35	V
				6	-	-	1.8	-	1.8	-	1.8	V
"ON" Resistance I_O = 1mA	R_{ON}	V_{IH} or V_{IL}	V_{CC} or GND	4.5	-	45	180	-	225	-	270	Ω
				6	-	35	160	-	200	-	240	Ω
				9	-	30	135	-	170	-	205	Ω
				4.5	-	85	320	-	400	-	480	Ω
				6	-	55	240	-	300	-	360	Ω
				9	-	35	170	-	215	-	255	Ω
Maximum "ON" Resistance Between Any Two Switches	ΔR_{ON}	V_{IL} or V_{IH}	V_{CC} or GND	4.5	-	10	-	-	-	-	-	Ω
				6	-	8.5	-	-	-	-	-	Ω
Switch Off Leakage Current	I_{IZ}	En = GND	V_{CC} or GND	6	-	-	$\pm$0.1	-	$\pm$1	-	$\pm$1	μA
				10	-	-	$\pm$0.1	-	$\pm$1	-	$\pm$1	μA
Logic Input Leakage Current	I_I	V_{CC} or GND	-	6	-	-	$\pm$0.1	-	$\pm$1	-	$\pm$1	μA

DC Electrical Specifications (Continued)

PARAMETER	SYMBOL	TEST CONDITIONS			25$^\mathrm{o}$C			-40$^\mathrm{o}$C TO 85$^\mathrm{o}$C		-55$^\mathrm{o}$C TO 125$^\mathrm{o}$C		UNITS
		V_I (V)	V_{IS} (V)	V_{CC} (V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
Quiescent Device Current I_O = 0mA	I_{CC}	V_{CC} or GND	V_{CC} or GND	6	-	-	2	-	20	-	40	µA
				10	-	-	16	-	160	-	320	µA

NOTE: For dual-supply systems theoretical worst case (V_I = 2.4V, V_{CC} = 5.5V) specification is 1.8mA.

Switching Specifications Input t_r, t_f = 6ns

PARAMETER	SYMBOL	TEST CONDITIONS	V_{CC} (V)	25$^\mathrm{o}$C			-40$^\mathrm{o}$C TO 85$^\mathrm{o}$C		-55$^\mathrm{o}$C TO 125$^\mathrm{o}$C		UNITS
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
HC TYPES											
Propagation Delay, Switch In to Switch Out	t_{PLH}, t_{PHL}	C_L = 50pF	2	-	-	60	-	75	-	90	ns
			4.5	-	-	12	-	15	-	18	ns
		C_L = 15pF	5	-	4	-	-	-	-	-	ns
		C_L = 50pF	6	-	-	10	-	13	-	15	ns
			9	-	-	8	-	10	-	12	ns
Propagation Delay, Switch Turn-On En to Out	t_{PZH}, t_{PZL}	C_L = 50pF	2	-	-	190	-	240	-	285	ns
			4.5	-	-	38	-	48	-	57	ns
		C_L = 15pF	5	-	16	-	-	-	-	-	ns
		C_L = 50pF	6	-	-	32	-	41	-	48	ns
			9	-	-	28	-	35	-	42	ns
Propagation Delay, Switch Turn-Off En to Out	t_{PHZ}, t_{PLZ}	C_L = 50pF	2	-	-	145	-	180	-	220	ns
			4.5	-	-	29	-	36	-	44	ns
		C_L = 15pF	5	-	12	-	-	-	-	-	ns
		C_L = 50pF	6	-	-	25	-	31	-	38	ns
			9	-	-	22	-	28	-	33	ns
Input Capacitance	C_I	-	-	-	-	10	-	10	-	10	pF
Power Dissipation Capacitance (Notes 4, 5)	C_{PD}	-	5	-	12	-	-	-	-	-	pF

NOTES:

4. C_{PD} is used to determine the dynamic power consumption, per package.

5. P_D = C_{PD} V_{CC}^2 f_i + Σ (C_L + C_S) V_{CC}^2 f_o where f_i = input frequency, f_o = output frequency, C_L = output load capacitance, C_S = switch capacitance, V_{CC} = supply voltage.

Analog Channel Specifications T_A = 25$^\mathrm{o}$C

PARAMETER	TEST CONDITIONS	V_{CC} (V)	CD74HC4016	UNITS
Switch Frequency Response Bandwidth at -3dB Figure 3	Figure 6, Notes 6, 7	4.5	>200	MHz
Crosstalk Between Any Two Switches, Figure 4	Figure 5, Notes 7, 8	4.5	TBE	dB
Total Harmonic Distortion	1kHz, V_{IS} = 4V_{P-P} Figure 7	4, 5	0.078	%
	1kHz, V_{IS} = 8V_{P-P} Figure 7	9	0.018	%

CD74HC4016

Analog Channel Specifications $T_A = 25^oC$ (Continued)

PARAMETER	TEST CONDITIONS	V_{CC} (V)	CD74HC4016	UNITS
Control to Switch Feedthrough Noise	Figure 8	4.5	TBE	mV
		9	TBE	mV
Switch "OFF" Signal Feedthrough, Figure 4	Figure 9, Notes 7, 8	4.5	-62	dB
Switch Input Capacitance, C_S		-	5	pF

NOTES:

6. Adjust input level for 0dBm at output, f = 1MHz.

7. V_{IS} is centered at $V_{CC}/2$.

8. Adjust input for 0dBm at V_{IS}.

Typical Performance Curves

FIGURE 1. TYPICAL "ON" RESISTANCE vs INPUT SIGNAL
VOLTAGE

FIGURE 2. TYPICAL "ON" RESISTANCE vs INPUT SIGNAL
VOLTAGE

FIGURE 3. SWITCH FREQUENCY RESPONSE

FIGURE 4. SWITCH-OFF SIGNAL FEEDTHROUGH AND
CROSSTALK vs FREQUENCY

Analog Test Circuits

FIGURE 5. CROSSTALK BETWEEN TWO SWITCHES TEST CIRCUIT

f_{IS} = 1MHz SINEWAVE
R = 50Ω
C = 10pF

FIGURE 6. FREQUENCY RESPONSE TEST CIRCUIT

f_{IS} = 1kHz TO 10kHz

FIGURE 7. TOTAL HARMONIC DISTORTION TEST CIRCUIT

FIGURE 8. CONTROL-TO-SWITCH FEEDTHROUGH NOISE TEST CIRCUIT

$f_{IS} \geq$ 1MHz SINEWAVE
R = 50Ω
C = 10pF

$V_C = V_{IL}$

FIGURE 9. SWITCH OFF SIGNAL FEEDTHROUGH

Test Circuits and Waveforms

FIGURE 10. HC/HCT TRANSITION TIMES AND PROPAGATION DELAY TIMES, COMBINATION LOGIC


FIGURE 11. SWITCH TURN-ON AND TURN OFF PROPAGATION DELAY TIMES

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.