CompactFlash CARDS

8/16-bit Data Bus CompactFlash Card

MF0064M-04BAxx MF0128M-04BAxx

Connector Type

Two-piece 50-pin

DESCRIPTION

Mitsubishi's CompactFlash™ cards provide large memory capacities on a device approximately the size of a match box (36.4mm×42.8mm×3.3mm). The cards use an 8/16 bit data bus. Available in 64MB and 128MB capacities, Mitsubishi's CompactFlash cards conform to the CompactFlash Specification released from CompactFlash Association.

Using with the 68-pin adapter card, Mitsubishi's CompactFlash card operates in PC Card compliant sockets. It conforms to PCMCIA2.1, JEIDA4.2 and PC Card Standard.

When the OE# signal is asserted low level by the Host system in power on cycle, the Mitsubishi's CompactFlash cards can be selected in a True IDE interface. It uses the ATA command set so no software drivers are required.

FEATURES

- Single 5V or 3.3V Supply
- Card density of up to 128MB maximum
- Four PC Card ATA and True IDE modes
- Nonvolatile, No Batteries Required
- High reliability based on internal ECC function
- Fast read/write performance(Target)

Read: 2.0MB/s(max.)

Write: 900KB/s(max.) (64MB)

1.0MB/s(max.) (128MB)

• 100,000 program/erase cycles

APPLICATIONS

- Computers
- Digital Camera
- Data Communication
- Office Automation
- Industrial
- Consumer

PRODUCT LIST

	Memory capacity (Bytes)	Data Bus width(bits)	Memory	Cylinder	Head	Sector	Out line
MF0064M-04BAxx	64,094,208	8/16	256Mbit Flash x 2	978	4	32	Type I
MF0128M-04BAxx	128,057,344		256Mbit Flash x 4	977	8	32	

^{*}CompactFlash is a trademarks of SanDisk Corporation.

PIN ASSIGNMENT

FIIN	ASSIGNI	/I EIN I				
	PC Car	-	PC Card	I/O	True IDE Int	erface
Pin	Memory M		Mode			
	Signal	I/O	Signal	I/O	Signal	I/O
1	GND	-	GND	-	GND	-
2	D3	I/O	D3	I/O	D3	I/O
3	D4	I/O	D4	I/O	D4	I/O
4	D5	I/O	D5	I/O	D5	I/O
5	D6	I/O	D6	I/O	D6	I/O
6	D7	I/O	D7	I/O	D7	I/O
7	CE1#	I	CE1#	- 1	CS0#	I
8	A10	I	A10	ı	N.U	-
9	OE#	I	OE#	I	ATA SEL#	I
10	A9	I	A9	- 1	N.U	-
11	A8	I	A8	I	N.U	-
12	A7	I	A7	- 1	N.U	-
13	Vcc	-	Vcc	-	Vcc	-
14	A6	I	A6	I	N.U	-
15	A5	I	A5	I	N.U	-
16	A4	I	A4	I	N.U	-
17	A3	I	A3	I	N.U	-
18	A2	I	A2	I	A2	I
19	A1	I	A1	I	A1	I
20	A0	I	A0	I	A0	I
21	D0	I/O	D0	I/O	D0	I/O
22	D1	I/O	D1	I/O	D1	I/O
23	D2	I/O	D2	I/O	D2	I/O
24	WP	0	IOIS16#	0	IOCS16#	0
25	CD2#	0	CD2#	0	CD2#	0

						_
1 1	PC Ca		PC Card I	/O	True ID	_
Pin	Memory N		Mode		Interface	
	Signal	I/O	Signal	I/O	Signal	I/O
26	CD1#	0	CD1#	0	CD1#	0
27	D11	I/O	D11	I/O	D11	I/O
28	D12	I/O	D12	I/O	D12	I/O
29	D13	I/O	D13	I/O	D13	I/O
30	D14	I/O	D14	I/O	D14	I/O
31	D15	I/O	D15	I/O	D15	I/O
32	CE2#	I	CE2#	ı	CS1#	ı
33	VS1#	0	VS1#	0	VS1#	0
34	N.U	-	IORD#	ı	IORD#	ı
35	N.U	-	IOWR#	I	IOWR#	I
36	WE#	I	WE#		WE#	ı
37	READY	0	IREQ#	0	INTRQ	0
38	Vcc	-	Vcc	-	Vcc	-
39	CSEL	I	CSEL	ı	CSEL	ı
40	VS2#	0	VS2#	0	VS2#	0
41	RESET	I	RESET		RESET#	ı
42	WAIT#	0	WAIT#	0	IORDY	0
43	N.U	-	INPACK#	0	INPACK#	0
44	REG#	I	REG#	ı	REG#	ı
45	BVD2	0	SPKR#	0	DASP#	I/O
46	BVD1	0	STSCHG#	0	PDIAG#	I/O
47	D8	I/O	D8	I/O	D8	I/O
48	D9	I/O	D9	I/O	D9	I/O
49	D10	I/O	D10	I/O	D10	I/O
50	GND	-	GND	-	GND	-

N.U = Not used.


Signal Description

Signal Description			
Signal Name	I/O	Pin No.	Description
Address bus[A10-A0]	I	8, 10, 11, 12, 14, 15, 16, 17, 18, 19, 20	Signals A10-A0 are address bus. A0 is invalid in word mode. A10 is the MSB and A0 is the LSB.
Data bus[D15-D0]	I/O	31, 30, 29, 28, 27, 49, 48, 47, 6, 5, 4, 3, 2, 23, 22, 21	Signals D15-D0 are data bus. D0 is the LSB of the Even Byte of the Word. D8 is the LSB of the Odd Byte of the Word.
Card Enable[CE1#, CE2#] (PC Card Memory Mode) Card Enable[CE1#, CE2#] (PC Card I/O Mode) Chip Select[CS0#, CS1#] (True IDE Interface)		7, 32	In True IDE Interface, CS0# is used to select the Command Block Registers. CS1# is used to select the Control Block Registers.
Output Enable[OE#] (PC Card Memory Mode) Output Enable[OE#] (PC Card I/O Mode) ATA SEL# (True IDE Interface)	I	9	OE# is used to gate Attribute and Common Memory Read data from the Card. OE# is used to gate Attribute Memory Read data from the Card. To enable True IDE Interface, this input should be grounded by the host.
Write Enable[WE#] (PC Card Memory Mode) Write Enable[WE#] (PC Card I/O Mode) Write Enable[WE#] (True IDE Interface)	I	36	WE# is used for strobing Attribute and Common Memory Write data into the Card. WE# is used for strobing Attribute Memory Write data into the Card. This input should be connected Vcc by the host.
I/O Read[IORD#] (PC Card I/O Mode) I/O Read[IORD#] (True IDE Interface)	I	34	IORD# is used to read data from the Card's I/O space.
I/O Write[IOWR#] (PC Card I/O Mode) I/O Write[IOWR#] (True IDE Interface)	I	35	IOWR# is used to write data to the Card's I/O space.
Ready[READY] (PC Card Memory Mode) IREQ# (PC Card I/O Mode) INTRQ (True IDE Interface)	0	37	READY signal is set high when the Card is ready to accept a new data transfer operation. This signal of low level is indicates that the card is requesting software service to host, and high level indicates that the card is not requesting. This signal is active high interrupt request to the host.
Card Detection[CD1#, CD2#]	0	26, 25	CD1# and CD2# provided for proper detection of Card insertion.
Write Protect[WP] (PC Card Memory Mode) IOIS16# (PC Card I/O Mode) IOCS16# (True IDE Interface)	0	24	This signal is held low because this card does not have a write protect switch. This output signal is asserted when the I/O port address is capable of 16-bit access.

Signal Description(Continued)

Signal Description(Continued)			
Signal Name	I/O	Pin No.	Description
Attribute Memory Select[REG#] (PC Card Memory Mode) Attribute Memory Select[REG#] (PC Card I/O Mode) Attribute Memory Select[REG#]	I	44	When this signal is asserted, access is limited to Attribute Memory with OE#/WE# and I/O Space with IORD#/IOWR#. This input signal is not used for this mode and
(True IDE Interface)			should be connected to Vcc by the host.
Battery Voltage Detect[BVD2] (PC Card Memory Mode) Audio Digital Waveform[SPKR#]	0	45	This output is driven to a high-level. SPKR# is kept negated because this Card does not
(PC Card I/O Mode) DASP#	I/O		have digital audio output. This signal is the DISK Active/Slave Present signal
(True IDE Interface)			in the Master/Slave handshake protocol.
Card Reset[RESET] (PC Card Memory Mode) Card Reset[RESET] (PC Card I/O Mode)	I	41	By assertion of this signal, all registers of this Card are cleared. This signal should be kept to High-Z by the host for at least 1ms after Vcc applied.
Card Reset[RESET#] (True IDE Interface)			This input pin is the active low hardware reset from the host.
Wait[WAIT#] (PC card Memory Mode) Wait[WAIT#] (PC card I/O Mode) IORDY (True IDE Interface)	0	42	This signal is asserted to delay completion of the memory or I/O access cycle.
Input Port Acknowledge[INPACK#] (PC Card I/O Mode)	0	43	This signal is asserted when the Card is selected and can respond to an I/O Read cycle at the address on the address bus.
Input Port Acknowledge[INPACK#] (True IDE Interface)			This signal is not used for this mode and should not be connected at the host.
Battery Voltage Detect[BVD1] (PC Card Memory Mode)	0	46	This output is driven to a high-level.
STSCHG# (PC Card I/O Mode)			This signal is asserted low to alert the host to changes in the status of Configuration Status Register in the Attribute Memory Space.
PDIAG# (True IDE Interface)	I/O		This signal is the Pass Diagnostic signal in the Master/Slave handshake protocol.
Voltage Sense[VS1, VS2]	0	33, 40	VS1 is grounded so that the Card CIS can be read at 3.3V and VS2 is N.C.
Cable Select[CSEL] (PC Card Memory Mode)	-	39	This signal is not used for this mode.
Cable Select[CSEL] (PC Card I/O Mode)	-		
Cable Select[CSEL] (True IDE Interface)	I		This signal is used to configure this Card as a Master or a Slave. When this signal is grounded, this Card is configured as a Master. When this signal is Open, this Card is configured as a Slave.
Vcc	-	13, 38	5V or 3.3V power.
GND	-	1, 50	Ground.

BLOCK DIAGRAM



MITSUBISHI STORAGE CARD

MF0XXXX-04BAXX series CompactFlash CARDS

FUNCTION TABLE

FUNCTION										
Function	REG#	CE2#	CE1#	A0	OE#	WE#	IORD#	IOWR#	D15-D8	D7-D0
Attribute Mer	mory Rea	d Functio	n							
Standby	X	Н	Н	Χ	Χ	Х	Х	Χ	High-Z	High-Z
Byte Access	L	Н	L	L	L	Н	Н	Н	High-Z	Even Byte
	L	Н	Ш	Н	L	Н	Н	Н	High-Z	Invalid
Word Access	L	L	Ш	Χ	L	Н	Н	Н	Invalid	Even Byte
Odd Byte	L	Ш	Η	Χ	L	Н	Н	Н	Invalid	High-Z
Attribute Mer	mory Writ	te Functio	n							
Standby	Χ	Н	Η	Χ	Χ	Χ	Χ	Χ	don't care	don't care
Byte Access	L	Н	L	L	Н	L	Н	Н	don't care	Even Byte
	L	Н	L	Н	Н	L	Н	Н	don't care	don't care
Word Access	L	Ш	Ш	Χ	Н	L	Н	Н	don't care	Even Byte
Odd Byte	L	L	Η	Χ	Н	L	Н	Н	don't care	don't care
Common Me	mory Rea	ad Function	on							
Standby	Χ	Н	Η	Χ	Χ	Χ	Χ	Χ	High-Z	High-Z
Byte Access	Η	Н	L	L	L	Н	Н	Н	High-Z	Even Byte
	Н	Н	L	Н	L	Н	Н	Н	High-Z	Odd Byte
Word Access	Н	L	Ш	Χ	L	Н	Н	Н	Odd Byte	Even Byte
Odd Byte	Н	Ш	Η	Х	L	Н	Н	Н	Odd Byte	High-Z
Common Me	mory Wri	te Function	on							
Standby	Χ	Н	Н	Χ	Χ	Χ	Χ	Χ	don't care	don't care
Byte Access	I	Н	L	L	Н	L	Н	Н	don't care	Even Byte
	Н	Н	L	Н	Н	L	Н	Н	don't care	Odd Byte
Word Access	Η	L	L	Χ	Н	L	Н	Н	Odd Byte	Even Byte
Odd Byte	Н	L	Н	Χ	Н	L	Н	Н	Odd Byte	don't care
I/O Read Fun	ction									
Standby	Χ	Н	Η	Χ	Χ	Χ	Χ	Χ	High-Z	High-Z
Byte Access	L	Н	L	L	Н	Н	L	Н	High-Z	Even Byte
	L	Н	L	Н	Н	Н	L	Н	High-Z	Odd Byte
Word Access	L	L	L	Х	Н	Н	L	Н	Odd Byte	Even Byte
Odd Byte	L	L	Н	Χ	Н	Н	L	Н	Odd Byte	High-Z
I/O Write Fun	nction									
Standby	Χ	Н	Н	Х	Х	Х	Х	Х	don't care	don't care
Byte Access	L	Н	L	L	Н	Н	Н	L	don't care	Even Byte
	L	Н	L	Н	Н	Н	Н	L	don't care	Odd Byte
Word Access	L	L	L	Χ	Н	Н	Н	L	Odd Byte	Even Byte
Odd Byte	L	L	Η	Χ	Н	Н	Н	L	Odd Byte	don't care

Memory mapped mode(Index=0)

				ode(In	_					
REG#	CE2#	CE1#	A10	A9-A4	A3	A2	A1	A0		egister
									OE#="L"	WE#="L"
1	0	0	0	Х	0	0	0	Х	Data Register(D15-D0)	Data Register(D15-D0)
1	1	0	0	Х	0	0	0	0	Data Register[Even, Odd](D7-D0)	Data Register[Even, Odd](D7-D0)
1	1	0	0	Х	0	0	0	1	Error Register(D7-D0)	Feature Register(D7-D0)
1	0	1	0	Х	0	0	0	Х	Error Register(D15-D8)	Feature Register(D15-D8)
1	0	0	0	Х	0	0	1	Х	Sector Count Register(D7-D0)	Sector Count Register(D7-D0)
									Sector Number Register(D15-D8)	Sector Number Register(D15-D8)
1	1	0	0	Х	0	0	1	0	Sector Count Register(D7-D0)	Sector Count Register(D7-D0)
1	1	0	0	Х	0	0	1	1	Sector Number Register(D7-D0)	Sector Number Register(D7-D0)
1	0	1	0	Х	0	0	1	Х	Sector Number Register(D15-D8)	Sector Number Register(D15-D8)
1	0	0	0	х	0	1	0	Х	Cylinder Low Register(D7-D0)	Cylinder Low Register(D7-D0)
									Cylinder High Register(D15-D8)	Cylinder High Register(D15-D8)
1	1	0	0	Х	0	1	0	0	Cylinder Low Register(D7-D0)	Cylinder Low Register(D7-D0)
1	1	0	0	Х	0	1	0	1	Cylinder High Register(D7-D0)	Cylinder High Register(D7-D0)
1	0	1	0	Х	0	1	0	Х	Cylinder High Register(D15-D8)	Cylinder High Register(D15-D8)
1	0	0	0	Х	0	1	1	Х	Drive Head Register(D7-D0)	Drive Head Register(D7-D0)
									Status Register(D15-D8)	Command Register(D15-D8)
1	1	0	0	Х	0	1	1	0	Drive Head Register(D7-D0)	Drive Head Register(D7-D0)
1	1	0	0	Х	0	1	1			Command Register(D7-D0)
1	0	1	0	Х	0	1	1	Х	Status Register(D15-D8)	Command Register(D15-D8)
1	0	0	0	Х	1	0	0	Х	Data Register(D15-D0)	Data Register(D15-D0)
1	1	0	0	Х	1	0	0	0	Data Register[Even, Odd](D7-D0)	Data Register[Even, Odd](D7-D0)
1	1	0	0	Х	1	0	0	1	Data Register[Odd](D7-D0)	Data Register[Odd](D7-D0)
1	0	1	0	Х	1	0	0	Х	Data Register[Odd](D15-D8)	Data Register[Odd](D15-D8)
1	0	0	0	Х	1	1	0	Х	invalid(D7-D0)	invalid(D7-D0)
									Error Register(D15-D8)	Feature Register(D15-D8)
1	1	0	0	Х	1	_1_	0	0	invalid	invalid
1	1	0	0	Х	1	1	0	1	Error Register(D7-D0)	Feature Register(D7-D0)
1	0	1	0	Х	1	1	0	Х	Error Register(D15-D8)	Feature Register(D15-D8)
1	0	0	0	Х	1	1	1	Х	Alt. Status Register(D7-D0)	Device Control Register(D7-D0)
									Drive Address Register(D15-D8)	invalid
1	1	0	0	Х	1	1	1	0	Alt. Status Register(D7-D0)	Device Control Register(D7-D0)
1	1	0	0	х	1	1	1	1	Drive Address Register(D7-D0)	invalid
1	0	1	0	х	1	1	1	Х	Drive Address Register(D15-D8)	invalid
1	0	0	1	Х	Х	Х	Х	Х	Data Register(D15-D0)	Data Register(D15-D0)
1	1	0	1	Х	Х	Х	Х	0	Data Register[Even, Odd](D7-D0)	Data Register[Even, Odd](D7-D0)
1	1	0	1	х	Х	Х	Х	1	Data Register[Odd](D7-D0)	Data Register[Odd](D7-D0)
1	0	1	1	Х	Χ	Χ	Χ	Χ	Data Register[Odd](D15-D8)	Data Register[Odd](D15-D8)

MITSUBISHI STORAGE CARD

MF0XXXX-04BAXX series CompactFlash CARDS

Contiguous I/O Map(Index=1)

Contigu	ious I/0	Э Мар (Index=1	1)					
REG#	CE2#	CE1#	A9-A4	A3	A2	A1	A0	Reg	jister
								IORD#="L"	IOWR#="L"
0	0	0	Х	0	0	0	Х	Data Register(D15-D0)	Data Register(D15-D0)
0	1	0	Х	0	0	0	0 Data Register[Even, Odd](D7-D0) Data		Data Register[Even, Odd](D7-D0)
0	1	0	Х	0	0	0	D 1 Error Register(D7-D0) F		Feature Register(D7-D0)
0	0	1	Х	0	0	0	Х	Error Register(D15-D8)	Feature Register(D15-D8)
0	0	0	Х	0	0	1	0	Sector Count Register(D7-D0)	Sector Count Register(D7-D0)
								Sector Number Register(D15-D8)	Sector Number Register(D15-D8)
0	1	0	Х	0	0	1	0	Sector Count Register(D7-D0)	Sector Count Register(D7-D0)
0	1	0	Х	0	0	1	1	Sector Number Register(D7-D0)	Sector Number Register(D7-D0)
0	0	1	Х	0	0	1	Х	Sector Number Register(D15-D8)	Sector Number Register(D15-D8)
0	0	0	х	0	1	0	0	Cylinder Low Register(D7-D0)	Cylinder Low Register(D7-D0)
								Cylinder High Register(D15-D8)	Cylinder High Register(D15-D8)
0	1	0	Х	0	1	0	0	Cylinder Low Register(D7-D0)	Cylinder Low Register(D7-D0)
0	1	0	Х	0	1	0	1	Cylinder High Register(D7-D0)	Cylinder High Register(D7-D0)
0	0	1	Х	0	1	0	Х	Cylinder High Register(D15-D8)	Cylinder High Register(D15-D8)
0	0	0	Х	0	1	1	0	Drive Head Register(D7-D0)	Drive Head Register(D7-D0)
								Status Register(D15-D8)	Command Register(D15-D8)
0	1	0	Х	0	1	1	0	Drive Head Register(D7-D0)	Drive Head Register(D7-D0)
0	1	0	Х	0	1	1	1	Status Register(D7-D0)	Command Register(D7-D0)
0	0	1	Х	0	1	1	Х	Status Register(D15-D8)	Command Register(D15-D8)
0	0	0	Х	1	0	0	Х	Data Register(D15-D0)	Data Register(D15-D0)
0	1	0	Х	1	0	0	0	Data Register[Even, Odd](D7-D0)	Data Register[Even, Odd](D7-D0)
0	1	0	Х	1	0	0	1	Data Register[Odd](D7-D0)	Data Register[Odd](D7-D0)
0	0	1	Х	1	0	0	Х	Data Register[Odd](D15-D8)	Data Register[Odd](D15-D8)
0	0	0	Х	1	1	0	0	invalid(D7-D0)	invalid(D7-D0)
								Error Register(D15-D8)	Feature Register(D15-D8)
0	1	0	Х	1	1	0	0	invalid	invalid
0	1	0	Х	1	1	0	1	Error Register(D7-D0)	Feature Register(D7-D0)
0	0	1	Х	1	1	0	Х	Error Register(D15-D8)	Feature Register(D15-D8)
0	0	0	Х	1	1	1	0	Alt. Status Register(D7-D0)	Device Control Register(D7-D0)
								Drive Address Register(D15-D8)	invalid
0	1	0	Х	1	1	1	0	Alt. Status Register(D7-D0)	Device Control Register(D7-D0)
0	1	0	Х	1	1	1	1	Drive Address Register(D7-D0)	invalid
0	0	1	Х	1	1	1	х	Drive Address Register(D15-D8)	invalid

Primary(Secondary) I/O(Index=2, 3)

REG#	CE2#	CE1#	A9-A4	А3	A2	A1	Α0	Reg	gister
								IORD#="L"	IOWR#="L"
0	0	0	1Fh(17h)	0	0	0	Х	Data Register(D15-D0)	Data Register(D15-D0)
0	1	0	1Fh(17h)	0	0	0	0	Data Register[Even, Odd](D7-D0)	Data Register[Even, Odd](D7-D0)
0	1	0	1Fh(17h)	0	0	0	1	Error Register(D7-D0)	Feature Register(D7-D0)
0	0	1	1Fh(17h)	0	0	0	Х	Error Register(D15-D8)	Feature Register(D15-D8)
0	0	0	1Fh(17h)	0	0	1	0	Sector Count Register(D7-D0)	Sector Count Register(D7-D0)
								Sector Number Register(D15-D8)	Sector Number Register(D15-D8)
0	1	0	1Fh(17h)	0	0	1	0	Sector Count Register(D7-D0)	Sector Count Register(D7-D0)
0	1	0	1Fh(17h)	0	0	1	1	Sector Number Register(D7-D0)	Sector Number Register(D7-D0)
0	0	1	1Fh(17h)	0	0	1	Х	Sector Number Register(D15-D8)	Sector Number Register(D15-D8)
0	0	0	1Fh(17h)	0	1	0	0	Cylinder Low Register(D7-D0)	Cylinder Low Register(D7-D0)
								Cylinder High Register(D15-D8)	Cylinder High Register(D15-D8)
0	1	0	1Fh(17h)	0	1	0	0	Cylinder Low Register(D7-D0)	Cylinder Low Register(D7-D0)
0	1	0	1Fh(17h)	0	1	0	1	Cylinder High Register(D7-D0)	Cylinder High Register(D7-D0)
0	0	1	1Fh(17h)	0	1	0	Х	Cylinder High Register(D15-D8)	Cylinder High Register(D15-D8)
0	0	0	1Fh(17h)	0	1	1	0	Drive Head Register(D7-D0)	Drive Head Register(D7-D0)
								Status Register(D15-D8)	Command Register(D15-D8)
0	1	0	1Fh(17h)	0	1	1	0	Drive Head Register(D7-D0)	Drive Head Register(D7-D0)
0	1	0	1Fh(17h)	0	1	1	1	Status Register(D7-D0)	Command Register(D7-D0)
0	0	1	1Fh(17h)	0	1	1	Х	Status Register(D15-D8)	Command Register(D15-D8)
0	0	0	3Fh(37h)	0	1	1	0	Alt. Status Register(D7-D0)	Device Control Register(D7-D0)
								Drive Address Register(D15-D8)	invalid
0	1	0	3Fh(37h)	0	1	1	0	Alt. Status Register(D7-D0)	Device Control Register(D7-D0)
0	1	0	3Fh(37h)	0	1	1	1	Drive Address Register(D7-D0)	invalid
0	0	1	3Fh(37h)	0	1	1	Х	Drive Address Register(D15-D8)	invalid

True IDE Interface

CS1#	CS0#	A2-A0	Register			
			IORD#="L"	IOWR#="L"		
1	0	0h	Data Register(D15-D0)	Data Register(D15-D0)		
1	0	1h	Error Register(D7-D0)	Feature Register(D7-D0)		
1	0	2h	Sector Count Register(D7-D0)	Sector Count Register(D7-D0)		
1	0	3h	Sector Number Register(D7-D0)	Sector Number Register(D7-D0)		
1	0	4h	Cylinder Low Register(D7-D0)	Cylinder Low Register(D7-D0)		
1	0	5h	Cylinder High Register(D7-D0)	Cylinder High Register(D7-D0)		
1	0	6h	Drive Head Register(D7-D0)	Drive Head Register(D7-D0)		
1	0	7h	Status Register(D7-D0)	Command Register(D7-D0)		
0	1	6h	Alt. Status Register(D7-D0)	Device Control Register(D7-D0)		
0	1	7h	Drive Address Register(D7-D0)	invalid		

Configuration Register Specifications

Configuration Option Register

This register is used for the configuration of the card configuration status and for the issuing soft reset to the card.

D7	D6	D5	D4	D3	D2	D1	D0
SRESET	LevIREQ			In	dex		

	1	
Name	R/W	Description
SRESET	R/W	Setting this bit to "1", places the card in the reset state. When the host returns this bit to "0", the function shall enter the same unconfigured, reset state as the card does following a power-up and hardware reset.
LevIREQ	R/W	If this bit is set to "0", card generates pulse mode interrupt. If this bit is set to "1", card generates level mode interrupts.
Index	R/W	This bits is used for select operation mode of the card as follows. When Power on, Card Hard Reset and Soft reset, this data is "000000" for the purpose of Memory card interface recognition. Index: 0 -> Memory mapped 1 -> Contiguous I/O mapped 2 -> Primary I/O mapped 3 -> Secondary I/O mapped

Configuration and Status Register

This register is used for observing the card state.

D7	D6	D5	D4	D3	D2	D1	D0
Changed	SigChg	lois8	0	0	PwrDwn	Intr	0

Name	R/W	Description
Changed	R/O	This bit indicates that CREADY bit on the Pin Replacement register is set to "1". When Changed bit is set to "1", STSCHG# pin is held "L" if the SigChg bit is "1" and the card is configured for the I/O interface.
SigChg	R/W	This bit is set or reset by the host for enabling and disabling the status change signal(STSCHG# pin). When the card is configured I/O card interface and this bit is set to "1", STSCHG# pin is controlled by Changed bit. If this bit is set to "0", STSCHG# pin is kept "H".
lois8	R/W	This card is always configured for both 8-bit and 16-bit I/O, so this bit is ignored.
PwrDwn	R/W	When this bit is set to "1", the card enters Power Down mode. When this bit is reset to "0", the host is requesting the card to enter the active mode. RREADY bit on Pin Replacement Register becomes BUSY when this bit is changed. RREADY will not become Ready until the power state requested has been entered. This card automatically powers down when it is idle, and powers back up when it receives a command.
Intr	R/W	This bit represents the internal state of the interrupt request. This bit state is available whether I/O card interface has been configured or not. This signal remains True until the condition which caused the interrupt request has been serviced. If interrupts are disabled by the nIEN bit in the Device Control Register, this bit is a zero.

Pin Replacement Register

This register is used for providing the signal state of READY signal when the card configured I/O card interface.

D7	D6	D5	D4	D3	D2	D1	D0
0	0	CREADY	0	1	1	RREADY	0

Name	R/W	Description
CREADY	R/W	This bit is set to "1" when the RREADY bit changes state. This bit may also be written by the host.
RREADY	R/W	When read, this bit indicates READY pin states. When written, this bit acts as a mask for writing the CREADY bit.

Socket and Copy Register

This register is used for identification of the card from the other cards. Host can read and write this register. This register should be set by host before this card's Configuration Option register set.

D7	D6	D5	D4	D3	D2	D1	D0
0	Co	py Numb	er		Socket	Number	

Name	R/W	Description
Copy Number	R/W	This bit indicates the drive number of the card for twin card configuration. And the host can select and drive one card by comparing the number in this field with the drive number of Drive Head Register. In the way, the host can perform the card's master/slave organization.
Socket Number	R/W	This field indicates to the card that it is located in the n'th socket.

CIS Information

CIS informatoins are defined as follows.

Offset	Data	7	6	5	4	3	2	1		0	Description		
0000h	01h				CISTP	L DEVIC	F				Common Memory device information		
0000h	03h					L_BLVIO					Link to next tuple		
0004h	D9h		Device	е Туре		WPS		Device	Sp	peed	Device Type=Dh : Function specific WPS=1 : No WPS Device Speed=1 : 250ns		
0006h	01h			1x				2	2K		2kBytes of address space		
0008h	FFh			Mar	ks end of	Device Info fields					,		
000Ah	1Ch				CISTPL_						Other Conditions Device information		
000Ch	05h					L_LINK					Link to next tuple		
000Eh	02h	EXT		Res	erved			Vcc		MWAIT	EXT=0, Vcc=5.0V, Wait is not used.		
0010h	DFh		Device			WPS		Device	Sp		Device Type=Dh : Function specific WPS=1 : No WPS Device Speed=250ns		
0012h	01h			1x				2	2K		2kbytes of address space		
0014h	FFh		N	larks en	d of Other	r Conditio	ns Devi	ce Info					
0016h	1Ch				CISTPL_	DEVICE	OC				Other Conditions Device information		
0018h	04h				TPI	L_LINK					Link to next tuple		
001Ah	02h	EXT		Res	erved			Vcc		MWAIT	EXT=0, Vcc=3.3V, Wait is not used.		
001Ch	D9h		Device	е Туре		WPS		Device	Sp	peed	Device Type=Dh : Function specific WPS=1 : No WPS Device Speed=250ns		
001Eh	01h			1x				2	2K		2kbytes of address space		
0020h	FFh		N	larks en	d of Other	r Conditio	ns Devi	ce Info					
0022h	18h					JEDEC					JEDEC Identifier Tuples		
0024h	02h					L_LINK					Link to next tuple		
0026h	DFh		J	EDEC id		r first device info entry.					PC Card ATA		
0028h	01h					maining device info entries.					with no Vpp require for any operation		
002Ah	20h		0222	O Idona		L_MANFI		no ontin	00.		Manufacturer Identification Tuple		
0027th	04h					L LINK					Link to next tuple		
002Eh	1Ch			PC	Card ma		ar code				001Ch		
0030h	00h) Oald Ille	and dotal of code					001011		
0030h	01h				nanufactu	rer information					0001h		
0032h	00h			'	ilailulactu	rei information					000111		
0034h	15h				CISTD	L_VERS_1					Level 1 Version / Product Information		
0038h	1Ch					L_VERO_ L LINK	_!				Link to next tuple		
003Ah	04h					/1_MAJO	P				PCMCIA2.0 / JEIDA4.1		
003An	04H					/1_MINO					PCMCIA2.0 / JEIDA4.1		
003Eh	4Dh												
003En	49h	1			IFLL	LV1_INFO					M I		
0040h 0042h	49n 54h	1				,					·		
		1									T		
0044h	53h										S		
0046h	55h	1									U		
0048h	42h	ł									B		
004Ah	49h												
004Ch	53h										S		
004Eh	48h										H		
0050h	49h										I		
0052h	00h												
0054h	41h										Α		
0056h	54h										T		
0058h	41h										Α		
005Ah	20h												
005Ch	43h										С		
005Eh	41h										A		
0060h	52h	1									R		
0062h	44h	1									D		
0064h	00h	1											
											·		

CIS Information(Continued)

CIS Inf	ormati	on(Co	ntinuec	d)						
Offset	Data	7	6	5	4	3	2	1	0	Description
0066h	30h									3
0068h	2Eh									
006Ah	31h									1
006Ch	31h									1
006Eh	00h									
0070h	FFh									Marks end of chain.
0072h	21h					L_FUNCI		Function Identification Tuple		
0074h	02h					LINK		Link to next tuple		
0076h	04h					nction Co	de			PC Card ATA(Fixed Disk)
0078h	01h			Res	erved			ROM	POST	ROM=0 : No BIOS ROM POST=1: Configure card at power on
007Ah	22h					L_FUNC	E			Function Extension Tuple
007Ch	02h					LINK				Link to next tuple
007Eh	01h			Disk Fu		xtension 7		е		Disk Interface Type
0080h	01h					erface Ty				PC Card ATA Interface
0082h	22h					L_FUNC	E			Function Extension Tuple
0084h	03h					_LINK				Link to next tuple
0086h	02h			Disk Fu	1	xtension 7		e		Basic PC Card ATA Interface tuple
0088h	04h		RFU		D	U	S		V	V=0 : No Vpp Required
										S=1 : Silicon
										U=0 : ID Drive Mfg/SN not Unique D=0 : Single Drive on Card
008Ah	0Fh	RFU	1	Е	N	P3	P2	P1	P0	P0=1 : Sleep Mode Supported
UUUAII	01 11	IXI O	'	_	'N	'3	12	' '	10	P1=1 : Standby Mode Supported
										P2=1 : Idle Mode Supported
										P3=1 : Drive Auto Power Control
										N=0 : No Configs exclude I/O port
										3F7H/377H
										E=0 : Index bit is not emulated
										I=0 : IOIS16# use is Unspecified on
					L					Twin Card Configurations
008Ch	1Ah					PL_CONF	•			Configuration Tuple
008Eh	05h					_LINK			D.4.0	Link to next tuple
0090h	01h	R	FS		1	RMS			RAS	RFS=0 : No Reserved Field
										RMS=0 : 1 Byte Register Mask RAS=1 : 2 Byte Config Base Address
0092h	03h				TPC	C_LAST				Last Index = 3
0094h	00h					RADR (Is	h)			Configuration Registers are located
0096h	02h					RADR (ms				at 200H in Reg Space
0098h	0Fh	RFU	RFU	RFU	E	S	P	С	1	First 4 Configuration Registers present
009Ah	1Bh	0	0			TABLE_E	1			Configuration Table Entry Tuple
009Ch	08h					_ LINK				Link to next tuple
009Eh	C0h	I	D				ration Ind	ex		Interface Byte Follows, Default Entry,
										Configuration Index = 0
00A0h	40h	W	R	Р	В		Interfa	асе Туре		Mem Interface; Bvd's and wProt not
										used; Ready active and Wait not used
										for memory cycles.
00A2h	A1h	М	M		IR	10	Т		Р	Has Vcc, Mem Space and Misc Info
00A4h	01h	R	DI	PI	Al	SI	HV	LV	NV	Nominal Voltage Only Follows
00A6h	55h	Х	Mantissa Exponent Length in 256 bytes pages (Isb)							Vcc Nominal is 5 Volts
00A8h	08h					Length of Mem Space is 2 KB				
00AAh	00h		Length in 256 bytes pages (msb)							Starts at 0 on card
00ACh	21h	Х	K RFU P RO A T T T CISTPL_CFTABLE_ENTRY							Power Down, Twin Card supported.
00AEh	1Bh			CIS			NIRY			Configuration Table Entry Tuple
00B0h	05h				IPL	LINK				Link to next tuple
00B2h	00h	I	D				ration Ind	ex		No Interface Byte, Non Default Entry, Configuration Index = 0
00B4h	01h	М	M		IR	10	Т		Р	Has Vcc Info
00B6h	01h	R	DI	PI	Al	SI	HV	LV	NV	Nominal Voltage Only Follows
00B8h	B5h	Х		Man	ıtissa			Expone	nt	Vcc Nominal is 3.3 Volts
00BAh	1Eh	1			Ext	tension				

CIS Information(Continued)

CIS Inf	ormati	on(Coı	ntinued	d)						
Offset	Data	7	6	5	4	3	2	1	0	Description
00BCh	1Bh			CIS	TPL_CF	TABLE_E	NTRY			Configuration Table Entry Tuple
00BEh	0Ah				TPL	_LINK				Link to next tuple
00C0h	C1h	I	D			Configu	ration Inde	ex		Interface Byte Follows, Default Entry,
						•				Configuration Index = 1
00C2h	41h	W	R	Р	В		Interfa	асе Туре		I/O Interface; Bvd's and wProt not used;
										Ready active and Wait not used for
										memory cycles.
00C4h	99h	M	M		IR	10	T		Р	Has Vcc, I/O, IRQ and Misc Info
00C6h	01h	R	DI	PI	Al	SI	HV	LV	NV	Nominal Voltage Only Follows
00C8h	55h	X		Man	tissa			Expone	nt	Vcc Nominal is 5 Volts
00CAh	64h	R	S	E		I	O AddrLi	nes		I/O : Range=0, Bus16=1, Bus8=1,
										IO AddrLines=4
00CCh	F0h	S	Р	L	M			or Mask		Share=1, Pulse=1, Level=1, Mask=1
00CEh	FFh	IRQ7	IRQ6	IRQ5	IRQ4	IRQ3	IRQ2	IRQ1	IRQ0	IRQ Level to be routed 0 - 15
00D0h	FFh	IRQ1	IRQ1	IRQ1	IRQ1	IRQ1	IRQ1	IRQ9	IRQ8	recommended.
00001	041	5	4	3 P	2	1	0			December 7 is Oscal associated
00D2h	21h	Х	RFU		RO	A	NITOV	T		Power Down, Twin Card supported.
00D4h	1Bh			CIS		TABLE_E	NIKY			Configuration Table Entry Tuple
00D6h	05h				IPL	_LINK			Link to next tuple	
00D8h	01h	I	D			Configui	ration Inde	ex		No Interface Byte, Non Default Entry,
000 45	0415	N 4	N 4	<u> </u>	ın	10	-	1	<u> </u>	Configuration Index = 1
00DAh	01h	M	M		IR	IO CI	T	11/	P	Has Vcc Info
00DCh	01h	R X	DI	PI	Al	SI	HV	LV	NV	Nominal Voltage Only Follows
00DEh	B5h	X		ivian	tissa Exponent Extension					Vcc Nominal is 3.3 Volts
00E0h	1Eh			CIC			NTDV		Configuration Table Fater Tunls	
00E2h	1Bh			CIS		TABLE_E	INIKY		Configuration Table Entry Tuple	
00E4h	0Fh	I			TPL_LINK Configuration Index					Link to next tuple
00E6h	C2h	1	D			Configur	ration inde	ex	Interface Byte Follows, Default Entry, Configuration Index = 2	
00E8h	41h	W	R	P	В		Intorfo	ace Type		I/O Interface; Bvd's and wProt not used;
OOLOH	4111	VV	IX.	F	6		IIILEII	ice Type		Ready active and Wait not used for
										memory cycles.
00EAh	99h	М	M	IS	IR	10	Т		P	Has Vcc, I/O, IRQ and Misc Info
00ECh	01h	R	DI	PI	Al	SI	HV	LV	NV	Nominal Voltage Only Follows
00EEh	55h	Х		Man	tissa			Expone		Vcc Nominal is 5 Volts
00F0h	EAh	R	S	Е		I	O AddrLi			I/O : Range=1, Bus16=1, Bus8=1,
										IO AddrLines=10
00F2h	61h	L	S	А	S		NR	anges		Number of Address Ranges = 2
								•		Address Size = 2
										Length Size = 1
00F4h	F0h					e Address				First I/O Base Address = 1F0h
00F6h	01h					e Address				
00F8h	07h					ength min				First I/O Range is 8 Byte Length
00FAh	F6h					se Addre				Second I/O Base Address = 3F6h
00FCh	03h					se Addres				
00FEh	01h			1	1	Length m				Second I/O Range is 2 Byte Length
0100h	EEh	S	Р	L	M		IRC) Level	Share=1, Pulse=1, Level=1, Mask=0, IRQ14 is recommended.	
0102h	21h	Х	RFU	Р	RO	Α		Т	Power Down, Twin Card supported.	
0104h	1Bh			CIS	TPL_CF	TABLE_E	NTRY		Configuration Table Entry Tuple	
0106h	05h				TPL	_LINK			Link to next tuple	
0108h	02h	I	D			Configur	ration Inde	ЭХ	No Interface Byte, Non Default Entry, Configuration Index = 2	
010Ah	01h	М	M	is	IR	10	Т		P	Has Vcc Info
010Ch	01h	R	DI	PI	Al	SI	HV	LV	NV	Nominal Voltage Only Follows
010Eh	B5h	X		Man	l	,	1	Expone		Vcc Nominal is 3.3 Volts
0110h	1Eh	- `				ension		,>0.10		
	•				,,					

CIS Information(Continued)

CIO IIII	Ormati		ntinuec	1)							
Offset	Data	7	6	5	4	3	2	1	()	Description
0112h	1Bh			CIS	TPL_CF	TABLE_E	NTRY				Configuration Table Entry Tuple
0114h	0Fh				TPL		Link to next tuple				
0116h	C3h	I	D			Configu	ation Inde	ЭХ			Interface Byte Follows, Default Entry,
											Configuration Index = 3
0118h	41h	W	R	Р	В		Interfa	ace Type)		I/O Interface; Bvd's and wProt not used;
											Ready active and Wait not used for
04441	001			0	10	10		1			memory cycles.
011Ah	99h	M	M		IR A	10	T	1.77	P		Has Vcc, I/O, IRQ and Misc Info
011Ch	01h	R	DI	PI	AI	SI	HV	LV	N	V	Nominal Voltage Only Follows
011Eh	55h	X		Man	tissa			Expone	ent		Vcc Nominal is 5 Volts
0120h	EAh	R	S	E		I	O AddrLi	nes			I/O : Range=1, Bus16=1, Bus8=1,
0122h	61h		 S	Λ	 S	1	NI D	anges			IO AddrLines=10 Number of Address Ranges = 2
012211	6111	L	3	A	3		IN IS	anges			Address Size = 2
											Length Size = 1
0124h	70h			First	I/O Base	Address	(LSB)		First I/O Base Address = 170h		
0126h	01h					Address	(- /				
0128h	07h					ength min	· - /				First I/O Range is 8 Byte Length
012Ah	76h			Secor	nd I/O Ba	se Addre	ss (LSB)				Second I/O Base Address = 376h
012Ch	03h			Secon	d I/O Ba	se Addres	ss (MSB)				
012Eh	01h			Sed	cond I/O	Length m	inus 1				Second I/O Range is 2 Byte Length
0130h	EEh	S	Р	L	М		IRC	Level			Share=1, Pulse=1, Level=1, Mask=0,
											IRQ14 is recommended.
0132h	21h	Χ	RFU	Р	RO	Α		Т			Power Down, Twin Card supported.
0134h	1Bh			CIS		TABLE_E	NTRY				Configuration Table Entry Tuple
0136h	05h				TPL	_LINK					Link to next tuple
0138h	03h	- 1	D			Configu	ation Inde	ex			No Interface Byte, Non Default Entry,
									P		Configuration Index = 3
013Ah	01h	М	M		IR	10	Т			Has Vcc Info	
013Ch	01h	R	DI	PI							Nominal Voltage Only Follows
013Eh	B5h	X		Man				Expone		Vcc Nominal is 3.3 Volts	
0140h	1Eh					ension					
0142h	14h		CISTPL_NO_LINK								No Link Tuple
0144h	00h		TPL_LINK								Link to next tuple
0146h	FFh				CIST	PL_END					End of List Tuple

ATA Register Specifications

Data Register

This register is a 16 bit register which is used to transfer data blocks between the card data buffer and the host. Data may be transferred by either a series of word accesses to the Data register or a series of byte accesses to the Data register.

D15	D14	D13	D12	D11	D10	D9	D8		
Data Word									
Odd Data Byte									

D7	D6	D5	D4	D3	D2	D1	D0		
Data Word									
			Data	Byte					

Error Register

This register contains additional information about the source of an error which has occurred in processing of the preceding command. This register should be checked by the host when ERR bit in the Status register is set. The Error register is a read only register.

D7	D6	D5	D4	D3	D2	D1	D0
BBK	UNC	0	IDNF	0	ABRT	0	AMNF

Field	function
BBK	This bit is set when a Bad Block is detected in requested ID field. Host can not read/write on data area that is marked as a Bad Block.
UNC	This bit is set when Uncorrectable error is occurred at reading the card.
IDNF	The requested sector ID is in error or cannot be found.
ABRT	This bit is set if the command has been aborted because of the card status condition. (Not ready, Write fault, etc.) or when an invalid command has been issued.
AMNF	This bit is set in case of a general error.

Feature Register

This register is written by the host to provide command specific information to the drive regarding features of the drive which the host wish to utilize. The Feature register is a write only register.

D7	D6	D5	D4	D3	D2	D1	D0					
			Feature	e byte								

Sector Count Register

This register is written by the host with the number of sectors or blocks to be processed in the subsequent command. After the command is complete, the host may read this register to obtain the count of sectors left unprocessed by the command.

D7	D6	D5	D4	D3	D2	D1	D0
			Sector	Count			

Sector Number Register

This register is written by the host with the starting sector number to be used in the subsequent Cylinder-Head-Sector command. After the command is complete, the host may read the final sector number from this register. When logical block addressing is used, this register is written by the host with bit7 to 0 of the starting logical block number and contains bit7 to 0 of the final logical block number after the command is complete.

D7	D6	D5	D4	D3	D2	D1	D0	
Sector Number								
Logical Block Number bits A07-A00(LBA Addressing)								

Cylinder Low Register

This register is written by the host with the low-order byte of the starting cylinder address to be used in the subsequent Cylinder-Head-Sector command. After the command is complete, the host may read the low-order byte of the final cylinder number from this register. When logical block addressing is used, this register is written by the host with bits15 to 8 of the starting logical block number and contains bits15 to 8 of the final logical block number after the command complete.

	D7										
ı	Cylinder Low Byte										
	Logical Block Number bits A15-A08(LBA Addressing)										

Cylinder High Register

This register is written by the host with the high-order byte of the starting cylinder address to be used in the subsequent Cylinder-Head-Sector command. After the command is complete, the host may read the high-order byte of the final cylinder number from this register. When logical block addressing is used, this register is written by the host with bits 23 to 16 of the starting logical block number and contains bits23 to 16 of the final logical block number after the command is complete.

D7	D6	D5	D4	D3	D2	D1	D0	
Cylinder High Byte								
Logical Block Number bits A23-A16(LBA Addressing)								

Drive/Head Register

The Drive/Head register is used to specify the selected drive of a pair of drives sharing a set of registers.

D7	D6	D5	D4	D3	D2	D1	D0
X	LBA	X	DRV	HS3	HS2	HS1	HS0
				LBA27	LBA26	LBA25	LBA24

Field	function
Х	Undefined . "0" or "1".
LBA	This bit is "0" for CHS addressing and "1" for Logical Block addressing.
DRV	This bit is number of the drive which the host has selected. When DRV is cleared, Drive0 is selected. When DRV is set, Drive1 is selected. The card is selected to be Drive0 or to be Drive1 using the "Copy" field of the PC Card Socket Copy Register.
HS3-0 LBA27-24	HS3-0 of the head number in CHS addressing or LBA27-24 of the Logical Block Number in LBA addressing.

Status and Alternate Status Registers

The Status register and the Alternate Status register return the card status when read by the host. Reading the Status register clears a pending interrupt request while reading the Alternate Status register does not. The Status register and the Alternate Status register are read only registers.

D7	D6	D5	D4	D3	D2	D1	D0
BSY	DRDY	DWF	DSC	DRQ	CORR	IDX	ERR

Field	function
BSY	This bit is set when the card internal operation is executing. When this bit is set to "1", other bits in this register are invalid.
DRDY	DRDY indicates whether the card is capable of performing card operations.
DWF	This bit, if set, indicates a write fault has occurred.
DSC	This bit is set when the drive seek complete.
DRQ	This bit is set when the information can be transferred between the host and Data register.
CORR	This bit is set when a correctable data error has been occurred and the data has been corrected.
IDX	This bit is always set to "0".
ERR	This bit is set when the previous command has ended in some type of error. The error information is set in the other Status register bits or Error register. This bit is cleared by the next command.

Command Register

The Command register contains the command code being sent to the device. Command execution begins immediately after this register is written. The Command register is a write only register.

Command	D7	D6	D5	D4	D3	D2	D1	D0

Device Control Register

This register is used to control the card interrupt request and to issue a soft reset to the card. The Device Control register is a write only register.

D7	D6	D5	D4	D3	D2	D1	D0
Χ	Χ	Χ	X	1	SRST	nIEN	0

Field	function
Х	don't care.
1	This bit is set to "1".
SRST	This bit is set to "1" in order to force the card to perform a Command Block Reset operation. This does not change the Card Configuration registers as a Hardware Reset does. The card remains in Reset until this bit is reset to "0".
nIEN	This bit is used for enabling IREQ#. When this bit is set to "0", IREQ# is enabled. When this bit is set to "1", IREQ# is disabled.
0	This bit is set to "0".

Drive Address Register

This register is provided for compatibility with the AT disk drive interface.

D7	D6	D5	D4	D3	D2	D1	D0
Χ	nWT		nHS	33-0		nDS1	nDS0
	G						

Field	function
X	This bit is unknown.
nWTG	This bit is set to "0" when a Flash write operation is in progress, otherwise it is set to "1".
nHS3-0	These bits is the negative value of Head Select bits in Drive/Head register.
nDS1	This bit is set to "0" when Slave drive is active and selected.
nDS0	This bit is set to "0" when Master drive is active and selected.

ATA Command Specifications

This table summarizes the ATA command set with the paragraphs. Following shows the support commands and command codes which are written in command registers.

Command	Code	FR	SC	SN	CY	DR	HD
Check Power Mode	98h, E5h					У	
Execute Drive Diagnostic	90h					у	
Erase Sector(s)	C0h		у	У	у	у	у
Format Track	50h		У	-	У	y	У
Identify Drive	ECh					у	
Idle	97h, E3h		у			у	
Idle Immediate	95h, E1h					у	
Initialize Drive Parameters	91h		У			у	у
Read Buffer	E4h					у	
Read Long Sector	22h, 23h			У	у	у	у
Read Multiple	C4h		у	У	у	у	у
Read Sector(s)	20h, 21h		У	У	у	у	у
Read Verify Sector(s)	40h, 41h		У	У	у	у	у
Recalibrate	1xh					у	
Request Sense	03h					у	
Seek	7xh			У	у	у	у
Set Features	EFh	У	У			у	
Set Multiple mode	C6h		У			у	
Set Sleep Mode	99h, E6h					у	
Standby	96h, E2h					у	
Standby Immediate	94h, E0h					у	
Translate Sector	87h		У	У	у	у	у
Wear Level	F5h					у	
Write Buffer	E8h					у	
Write Long Sector	32h, 33h			У	у	у	у
Write Multiple	C5h		У	У	у	у	у
Write Multiple without Erase	CDh		у	у	у	у	у
Write Sector(s)	30h, 31h		У	У	У	у	у
Write Sector without Erase	38h		у	у	у	у	у
Write Verify	3Ch		У	У	У	у	у
ED - Footure Pogister		00.0	ootor Co	unt Dogi	otor		

FR : Feature Register,
SN : Sector Number Register,
DR Drive bit of Drive/Head Register,
CY : Cylinder Low/High Register,
HD : Head No. of Drive/Head Register,

Check Power Mode(98h, E5h)

This command checks the power mode.

Execute Drive Diagnostic(90h)

This command performs the internal diagnostic tests implemented by the card.

Erase Sector(s)(C0h)

This command is used to pre-erase and condition data sectors in advance of a Write without Erase or Write Multiple without Erase command.

Format Track(50h)

This command writes the desired head and cylinder of the selected drive with a FFh pattern.

Identify Drive(ECh)

This command enables the host to receive parameter information from the card. (Refer to the Identify Drive Information table.)

Idle(97h, E3h)

This command causes the card to set BSY, enter the Idle mode, clear BSY and generate an interrupt. If the sector count is non-zero, the automatic power down mode is enabled. If the sector count is zero, the automatic power down mode is disabled.

Idle Immediate(95h, E1h)

This command causes the card to set BSY, enter the idle mode, clear BSY and generate an interrupt.

Initialize Drive Parameters(91h)

This command allows the host to alter the number of sectors per track and the number of heads per cylinder.

Read Buffer(E4h)

This command enables the host to read the current contents of the card's sector buffer.

Read Long Sector(22h, 23h)

This command is similar to the Read Sector(s) command except the contents of the Sector Count register are ignored and only one sector is read. The 512 data bytes and 4 ECC bytes are read into the buffer(with no ECC correction) and then transferred to the host.

Read Multiple(C4h)

This command performs similarly to the Read Sector(s) command. Interrupt are not generated on each sector, but on the transfer of a block which contains the number of sectors defined by a Set Multiple command.

Read Sector(s)(20h, 21h)

This command transfers data from the card to the host. Data transfer starts at the sector specified by the Cylinder, Head, and Sector Number registers, and proceeds for the number of sectors specified in the Sector Count register.

Read Verify Sector(s)(40h, 41h)

This command is identical to the Read Sector(s) command, except that DRQ is not asserted, and no data is transferred to the host.

Recalibrate(1xh)

Although this command is supported for backward compatibility, it has no actual function. The card will always return good status at the completion of this command.

Request Sense(03h)

This command requests extended error information for the previous command.

Seek(7xh)

This command is supported for backward compatibility. Although this command has no actual function, it does perform a range check of valid track, and posts an IDNF error if the Head or Cylinder specified are out of bounds.

Set Features(EFh)


This command is used by the host to establish or select certain features.

Set Multiple Mode(C6h)

This command enables the card to perform Read and Write Multiple operations and establishes the block count for these commands. This card supports 1 sector block size.

Set Sleep Mode(99h, E6h)

This command causes the card to set BSY, enter the Sleep mode, clear BSY and generate an interrupt.



Standby(96h, E2h)

This command causes the card to set BSY, enter the Standby mode, clear BSY and generate an interrupt.

Standby Immediate(94h, E0h)

This command causes the card to set BSY, enter the Standby mode, clear BSY and generate an interrupt.

Translate Sector(87h)

This command allows the host to know the number of times an user sector has been erased and programmed. This card doesn't support the Hot Count value.

Wear Leveling(F5h)

Although this command is supported for backward compatibility, it has no actual function. The card will always return good status at the completion of this command.

Write Buffer(E8h)

This command enables the host to overwrite contents of the card's sector buffer with any data pattern desired. This command has the same protocol as the Write Sector(s) command and transfers 512 bytes.

Write Long Sector(32h, 33h)

This command is similar to the Write Sector(s) except the contents of the Sector Count register are ignored and only one sector is written. The 512 data bytes and 4 ECC bytes are transferred from the host and then written from the buffer to the flash.

Write Multiple(C5h)

This command is similar to the Write Sector(s) command. Interrupts are not presented on each sector, but on the transfer of a block which contains the number of sectors defined by Set Multiple command.

Write Multiple without Erase(CDh)

This command is similar to the Write Multiple command. The sectors should be pre-erased with the Erase Sector command before this command is issued. If the sector is not pre-erased, Write Multiple command operation will occur.

Write Sector(s)(30h, 31h)

This command transfers data from the host to the card. Data transfer starts at the sector specified by the Cylinder, Head, and Sector Number registers, and proceeds for the number of sectors specified in the Sector Count register.

Write Sector without Erase(CDh)

This command is similar to the Write Sector(s) command. The sectors should be pre-erased with the Erase Sector command before this command is issued. If the sector is not pre-erased, Write Sector command operation will occur.

Write Verify(3Ch)

This command is similar to the Write Sector(s) command, except each sector is verified immediately after being written.

Identify Drive Information

Word Address	Data			Description		
0	848Ah	Gener	al confi	guration bit-significant information		
		15	1	Non-rotating disk drive		
		14	0	Format speed tolerance gap not required		
		13	0	Track offset option not available		
		12	0	Data strobe offset option not available		
		11	0	Rotational speed tolerance is < 0.5%		
		10	1	Disk transfer rate > 10Mbs		
		9	0	10Mbs <= Disk transfer rate > 5Mbs		
		8	0	Disk transfer rate <= 5Mbs		
		7	1	Removable cartridge drive		
		6	0	Not a fixed drive		
		5	0	Spindle motor control option not implemented		
		4	0	Head switch time > 15us		
		3	1	Not MFM encoded		
		2	0	Not soft sectored		
		1	1	Hard sectored		
		0	0	Reserved		
1	xxxxh	Numbe	er of Cy	linders		
2	0000h	Reserv				
3	000xh	Numbe	er of He	ads		
4	0000h	Numbe	er of un	formatted bytes per track		
5	0200h	Number of unformatted bytes per sector				
6	0020h	Number of sectors per track				
7-8	xxxxh, xxxxh	Numbe	er of sec	ctors per card (word 7 = MSW, word 8 = LSW)		
9	0000h	Reserv	ved			
10-19	2020h	Reserv				
20	0001h			ingle ported, single-sector, w/o read cache		
21	0001h			512 byte increments		
22	0004h	ECC le	ength us	sed on Read and Write Long command		
23-26	xxxxh			sion, 8 ASCII characters		
27-46	xxxxh	Model	numbe	r, 40 ASCII characters.		
47	0001h			ck Count=1 for Read/write Multiple commands		
48	0000h			m doubleword I/O		
49	0200h			BA supported, DMA not supported		
50	0000h	Reserv				
51	0200h			cle timing mode 2		
52	0000h			not supported		
53	0001h			are valid		
54	xxxxh			rrent Cylinders		
55	xxxxh			rrent Heads		
		Number of Current Sectors per Track				
56	xxxxh					
56 57	xxxxh	LSW c	of the Cu	urrent Capacity in Sectors		
		LSW c	of the Cu	urrent Capacity in Sectors furrent Capacity in Sectors		
57	xxxxh	LSW o	of the Cu			
57 58	xxxxh xxxxh	LSW of MSW of Currer	of the Co of the C nt Settin	urrent Capacity in Sectors		
57 58 59	xxxxh xxxxh 010xh	MSW Currer	of the Co of the C of Settin of the to	urrent Capacity in Sectors g for Block Count for R/W Multiple commands		

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
Vcc	Supply voltage		-0.3~6.2	V
Vi	Input voltage	With respect to GND	-0.3~V _{CC} +0.3	V
Vo	Output voltage		-0.3~V _{CC} +0.3	V
P_d	Power dissipation	T _a = 25 °C	1.2	W
T_{opr}	Operating temperature		0~60	°C
T _{stg}	Storage temperature		-10~80	°C

RECOMMENDED OPERATING CONDITIONS

		Limits			
Symbol	Parameter	Min.	Тур.	Max.	Unit
V _{CC} (5V)	V _{CC} Supply voltage	4.5	5.0	5.5	V
V _{CC} (3.3V)	V _{CC} Supply voltage	3.135	3.3	3.465	V
GND	System ground		0		V
V_{IH}	High input voltage	$0.7V_{CC}$		V _{CC}	V
V_{IL}	Low input voltage	0		0.8	V

DC ELECTRICAL CHARACTERISTICS (Ta=0~60°C, VCC=5V±10% or VCC=3.3V±5%, unless otherwise noted)

						Lin	nits					
Symbol	Parameter	Test Condit	ion	Min	Min.		/p.	Max.		Uni		
				3.135V	4.5V	3.3V	5.0V	3.465V	5.5V	t		
V _{ОН}	High output voltage	I _{OH} =2.5mA (3.135V) 4mA (4.5V)	READY, INPACK#, BVD1, BVD2	0.8V _{CC}		0.8V _{cc}				-		V
		I _{OH} =5mA (3.135V) 8mA (4.5V)	the other outputs									
V _{OL}	Low output voltage	I _{OL} =-2.5mA (3.135V) -4mA (4.5V)	READY, INPACK#, BVD1, BVD2	-		-				0.4		V
		I _{OL} =-5mA (3.135V) -8mA (4.5V)	the other outputs									
l _{OZ}	Output current in off state	CE1# = CE2# = V _{IH}	D15-D0	-				±1	0	μA		
I _{CCR}	Active supply current (Read)	Output open						75	100	mA		
I _{ccw}	Active supply current (Write)							75	100	mA		
I _{ccs}	Standby current (auto power down)	CE1# = CE2# = Vcc, D15-D0 = GND, RESET= GND(PC care = Vcc (True IDI other inputs = Vcc or G	E mode),			600	800	1000	1500	μА		

DC ELECTRICAL CHARACTERISTICS(Continued)

	OTRIORE OTRIKA	,	,			Limits			
Symbol	Parameter	Test 0	Condition	Min.		Тур.	Max.		Uni
				3.135V	4.5V		3.465V	5.5V	t
I _{IH}	High input current	V _{IN} =V _{CC}		-1	0		+1	<u> </u>	
I _{IL}	Low input current	V _{IN} =GND PC card mode	CE1#,CE2#, OE#,WE#, REG#, IORD#,IOWR# RESET	-10	-30		-40	-100	
			A10-A0, D15-D0, CSEL	-1	0		+10		μΑ
		V _{IN} =GND	CE1#,CE2#, IORD#,IOWR#, A10-A0, D15-D0	-10			+1	0	
		IDE mode	OE#,WE#, REG#, BVD1,BVD2, RESET	-10	-30		-40	-100	
			CSEL	-10	-10		-20	-50	

CAPACITANCE

				Limits		
Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
Cı	Input capacitance	VI=GND, Vi=25mVrms, f=1 MHz, Ta=25°C			45	pF
Co	Output capacitance	Vo=GND, Vo=25mVrms, f=1 MHz, Ta=25°C			45	

Note: These parameters are not 100% tested.

AC ELECTRICAL CHARACTERISTICS

MEMORY TIMING Read Cycle[Attribute and Common]


(Ta=0~60°C, VCC=5V±10% or VCC=3.3V±5% unless otherwise noted)

			Limits		
Symbol	Parameter	Min.	Тур.	Max.	Unit
tcR	Read cycle time	250			ns
ta(A)	Address access time			250	ns
ta(CE)	Card enable access time			250	ns
tsu(A)	Address setup time	30			ns
th(A)	Address hold time	20			ns
tsu(CE)	CE setup time	0			ns
th(CE)	CE hold time	20			ns
ta(OE)	Output enable access time			125	ns
tdis(CE)	Output disable time (from CE)			100	ns
tdis(OE)	Output disable time (from OE)			100	ns
ten(CE)	Output enable time (from CE)	5			ns
ten(OE)	Output enable time (from OE)	5			ns
tV(A)	Data valid time (after address change)	0			ns


Write Cycle[Attribute and Common] (Ta=0~60°C, VCC=5V±10% or VCC=3.3V±5% unless otherwise noted)

		Limits			
Symbol	Parameter	Min.	Тур.	Max.	Unit
tcW	Write cycle time	250			ns
tw(WE)	Write pulse width	150			ns
tsu(A)	Address setup time	30			ns
th(A)	Address hold time	20			ns
tsu(CE)	CE setup time	0			ns
th(CE)	CE hold time	20			ns
tsu(A-WEH)	Address setup time with respect to WE high	180			ns
tsu(CE-WEH)	Card enable setup time with respect to WE high	180			ns
tsu(D-WEH)	Data setup time with respect to WE high	80			ns
th(D)	Data hold time	30			ns
trec(WE)	Write recovery time	30			ns
tdis(WE)	Output disable time (from WE)			100	ns
tdis(OE)	Output disable time (from OE)			100	ns
ten(WE)	Output enable time (from WE)	5			ns
ten(OE)	Output enable time (from OE)	5			ns
tsu(OE-WE)	OE set up time with respect to WE low	10			ns
th(OE-WE)	OE hold time with respect to WE high	10			ns

MEMORY TIMING DIAGRAM Read Cycle



Write Cycle



I/O READ (INPUT) TIMING

,		Limit		
Symbol	Parameter	Min	Max	Unit
td(IORD)	Data Delay after IORD#		100	ns
th(IORD)	Data Hold following IORD#	0		ns
tw(IORD)	IORD# Width Time	165		ns
tsuA(IORD)	Address Setup before IORD#	70		ns
thA(IORD)	Address Hold following IORD#	20		ns
tsuCE(IORD)	CE# Setup before IORD#	5		ns
thCE(IORD)	CE# Hold following IORD#	20		ns
tsuREG(IORD)	REG# Setup before IORD#	5		ns
thREG(IORD)	REG# Hold following IORD#	0		ns
tdfINPACK(IORD)	INPACK# Delay Falling from IORD#	0	45	ns
tdrINPACK(IORD)	INPACK# Delay Rising from IORD#		45	ns
tdflOIS16(ADR)	IOIS16# Delay Falling from Address		35	ns
tdrIOIS16(ADR)	IOIS16# Delay Rising from Address		35	ns


The maximum load on INPACK# and IOIS16# are 1 LSTTL with 50 pF total load.

I/O WRITE (OUTPUT) TIMING


		Limit		
Symbol	Parameter	Min	Max	Unit
tsu(IOWR)	Data Setup before IOWR#	60		ns
th(IOWR)	Data Hold following IOWR#	30		ns
tw(IOWR)	IOWR# Width Time	165		ns
tsuA(IOWR)	Address Setup before IOWR#	70		ns
thA(IOWR)	Address Hold following IOWR#	20		ns
tsuCE(IOWR)	CE# Setup before IOWR#	5		ns
thCE(IOWR)	CE# Hold following IOWR#	20		ns
tsuREG(IOWR)	REG# Setup before IOWR#	5		ns
thREG(IOWR)	REG# Hold following IOWR#	0		ns
tdflOIS16(ADR)	IOIS16# Delay Falling from Address		35	ns
tdrIOIS16(ADR)	IOIS16# Delay Rising from Address		35	ns

The maximum load on INPACK# and IOIS16# are 1 LSTTL with 50 pF total load.

I/O READ (INPUT) TIMING DIAGRAM



I/O WRITE (OUTPUT) TIMING DIAGRAM



True IDE TIMING
True IDE I/O READ (INPUT) TIMING

		Limit		
Symbol	Parameter	Min	Max	Unit
td(IORD)	Data Delay after IORD#		60	ns
th(IORD)	Data Hold following IORD#	5		ns
tw(IORD)	IORD# Width Time	80		ns
tsuA(IORD)	Address Setup before IORD#	30		ns
thA(IORD)	Address Hold following IORD#	10		ns
tsuCS(IORD)	CS# Setup before IORD#	5		ns
thCS(IORD)	CS# Hold following IORD#	10		ns
tdfIOCS16(ADR)	IOCS16# Delay Falling from Address		35	ns
tdrIOCS16(ADR)	IOCS16# Delay Rising from Address		35	ns


The maximum load on IOCS16# are 1 LSTTL with 50 pF total load.

True IDE I/O WRITE (OUTPUT) TIMING


		Limit		
Symbol	Parameter	Min	Max	Unit
tsu(IOWR)	Data Setup before IOWR#	30		ns
th(IOWR)	Data Hold following IOWR#	10		ns
tw(IOWR)	IOWR# Width Time	80		ns
tsuA(IOWR)	Address Setup before IOWR#	30		ns
thA(IOWR)	Address Hold following IOWR#	10		ns
tsuCS(IOWR)	CS# Setup before IOWR#	5		ns
thCS(IOWR)	CS# Hold following IOWR#	10		ns
tdfIOCS16(ADR)	IOCS16# Delay Falling from Address		35	ns
tdrIOCS16(ADR)	IOCS16# Delay Rising from Address		35	ns

The maximum load on IOCS16# are 1 LSTTL with 50 pF total load.

True IDE I/O READ (INPUT) TIMING DIAGRAM




True IDE I/O WRITE (OUTPUT) TIMING DIAGRAM



RECOMMENDED POWER UP/DOWN CONDITIONS (Ta=0~60°C, unless otherwise noted)

			Limits			
Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
		0V≤ VCC <2V	0		VCC	V
Vi(CE)	CE input voltage	2V≤ VCC <v<sub>IH</v<sub>	VCC-0.1	VCC	VCC+0.1	V
		$V_{IH} \leq VCC$	V _{IH}		VCC+0.1	V
tsu(Vcc)	CE setup time		20			ms
tsu(RESET)	RESET setup time		20			ms
trec(Vcc)	CE recover time		1			μs
tpr	Vcc rising time	10%→90% of Vcc	0.1		100	ms
tpf	VCC falling time	90% of Vcc→10%	3		300	ms
tw(RESET)	RESET width		10			μs
th(Hi-zRESET)			1			ms
ts(Hi-zRESET)			0			ms

POWER UP/DOWN TIMING DIAGRAM



Keep safty first in your circuit designs!

• Mitsubishi Electric Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of non-flammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

- •These materials are intended as a reference to assist our customers in the selection of the Mitsubishi semiconductor product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Mitsubishi Electric Corporation or a third party.
- •Mitsubishi Electric Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
- •All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Mitsubishi Electric Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for the latest product information before purchasing a product listed herein.

 The information described here may contain technical inaccuracies or typographical errors. Mitsubishi Electric Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.
- Please also pay attention to information published by Mitsubishi Electric Corporation by various means, including the Mitsubishi Semiconductor home page (http://www.mitsubishichips.com/).
- •When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Mitsubishi Electric Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
- •Mitsubishi Electric Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- The prior written approval of Mitsubishi Electric Corporation is necessary to reprint or reproduce in whole or in part these materials.
- •If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.

 Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
- •Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for further details on these materials or the products contained therein.

