

TPS6014x Charge Pump Evaluation Module

User's Guide

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated

Related Documentation From Texas Instruments

- TPS60140, TPS60141 Low Power DC-DC Converter Regulated 5 V, 100-mA Charge Pump Voltage Tripler (TI Literature Number SLVS273) provides detailed information on the TPS60140 and TPS60141 devices.
- Erich Bayer, Alexander Müller, Hans Schmeller, and Günter Sporer: Charge Pump Technology Optimized for Battery Operated Systems, EE-Times Special Seminar Series, Analog and Mixed Signal Technology, San Jose, October 1999

FCC Warning

This equipment is intended for use in a laboratory test environment only. It generates, uses, and can radiate radio frequency energy and has not been tested for compliance with the limits of computing devices pursuant to subpart J of part 15 of FCC rules, which are designed to provide reasonable protection against radio frequency interference. Operation of this equipment in other environments may cause interference with radio communications, in which case the user at his own expense will be required to take whatever measures may be required to correct this interference.

Trademarks

TI and PowerPAD are trademarks of Texas Instruments Incorporated.

iii

Contents

1	Intro 1.1 1.2	Basic Operation of a Voltage Tripler
2	Phys 2.1 2.2 2.3	ical Data of the EVM2-1Schematic of the EVM2-2Layout of the EVM2-4Setup of the EVM2-5
3	Com 3.1 3.2	Donent Selection3-1Low Battery Detection Resistor Selection3-2Capacitor Selection3-3
_		Figures
1-1 2-1 2-2 2-3 3-1	1 S 2 F 3 T	harge Pump Voltage Tripler
_		Tables
2- 3- 3-	1 F	ill of Materials of the TPS60120 EVM

Chapter 1

Introduction

The evaluation module (EVM) for the new Texas Instruments (TI™) charge pump device TPS60140 (TPS60140EVM–144) helps designers to evaluate the device. The TPS6014x charge pumps (also called switched capacitor dc/dc converters) are regulated voltage triplers. The TPS6014x devices generate an output voltage of 5 V from two NiCd, NiMH or alkaline battery cells.

With this EVM it is possible to evaluate the performance of the device. For operation, you only need either a battery pack or a dc source in the appropriate voltage range.

The board layout of charge pumps is critical, similar to the layout of inductive dc/dc converters. Therefore, the layout given in this EVM user's guide can be used as a reference design and should provide a good tool to reduce evaluation time for the designer.


Горі	Page
1.1	Basic Operation of a Voltage Tripler1–2
1.2	Description of the EVM1–3

1.1 Basic Operation of a Voltage Tripler

The TPS6014x charge pumps operate as a regulated voltage tripler, therefore the functionality of an unregulated voltage tripler is described with a short description of the used regulation scheme. A description of the EVM follows.

Figure 1–1 shows the basic block diagram of a charge pump that operates as a voltage tripler. Everything that is shaded is part of the TPS6014x devices. All the capacitors are external, therefore a minimum of four capacitors is required.

Figure 1-1. Charge Pump Voltage Tripler



In a charge pump, the oscillator is running with a duty cycle of 50%. One oscillator cycle can be divided in two phases: phase 1 where the flying capacitors are charged and phase two in which the flying capacitors are discharged into the output capacitor. In phase 1 the flying capacitors are charged with the input voltage up to a maximum of V_{IN} , and the switches S_1 to S_4 are closed. Both flying capacitors C_{1F} and C_{2F} are charged in parallel and therefore both are charged to V_{IN} . In phase 2 the flying capacitors are placed in series to the input voltage, and the switches S_5 to S_7 are closed. The output capacitor C_{OUT} can be charged up to 3 times the input voltage V_{IN} as long as there are no losses in the system. Hence the name of this charge pump topology: voltage tripler.

The TPS6014x charge pumps are regulated charge pumps, therefore a control circuit is part of the device. This control circuit controls the output voltage. The output voltage is divided with an internal resistive divider. The divided portion of the output voltage is compared to the internal reference voltage and this control signal controls the oscillator and the switches. Only a short description of the regulation scheme is given, for more detailed information refer to the *related documents* section in the preface of this user's guide.

1-2 Introduction

The regulation is done with an improved pulse-skip mode. This mode skips pulses or cycles, as long as the output voltage is above 5 V. Then it activates the switches again and switches as long as the output voltage is below 5 V. With high loads an additional regulation is used to improve the voltage ripple performance of the device. The output resistance is used to regulate the current given to the output. Only the minimum necessary current to sustain a regulated output voltage is given through the device.

The TPS6014x delivers an output voltage of 5.0 V. For an input voltage of 2.0 V to 3.6 V, the maximum continuous output current is 100 mA and for an input of 1.8 V to 2.0 V, the maximum is 50 mA. The devices can be disabled with the ENABLE pin. This limits the supply current to 0.1 μA and disconnects the input from the output.

The TPS60140 additionally has a low battery detector (LBI input and LBO output) on-chip that can be programmed externally with a resistive divider. The resistive divider has to be connected to the LBI pin. The LBO pin then gives a digital low signal if the voltage on the LBI pin is below 1.21 V $\pm 5\%$. If the voltage on the LBI pin is above 1.21 V $\pm 5\%$, then the LBO pin is high-impedance. Therefore a 100 k Ω to 1 M Ω resistor has to be connected between the LBO pin and the output voltage. The TPS60141 has a power good detector (PG output) instead of the low-battery detector. The PG output is high-impedance if the output voltage is above 5 V - 10%. For more details please refer to the datasheet (literature number SLVS273).

1.2 Description of the EVM

The EVM is built up using the TPS60140 with all necessary external parts for optimized operation.

The minimum number of external charge pump capacitors is four. The EVM is built up with six external capacitors for optimized performance. To reduce the spikes during turnover from the transfer phase (charging of the output capacitor) to the charging phase (charging of the transfer or flying capacitors) and vice versa, a small ceramic capacitor (100 nF) is in parallel to the bigger ones at the input and output. Additional resistors and a capacitor at LBI and LBO are added.

The capacitors have to be ceramic capacitors. The ESR of all other capacitor types is too high. For the flying capacitors, the criterion is to use ceramic capacitors. For high frequencies, all other capacitors do not remain at their capacitance value.

The TPS60140 EVM can also be used to evaluate the other device of this family (TPS60141). For that purpose replace the integrated circuit. The LBI resistors can be removed, but it is not necessary. The LBO pullup resistor works as PG pullup, LBO pad gives the PG signal.

1-4 Introduction

Chapter 2

Physical Data of the EVM

This chapter shows the schematic and the layout of the EVM. The layout of a charge pump is critical. The given layout can be used as a reference and helps the designer to reduce evaluation time.

Горіс	C C	Page
2.1	Schematic of the EVM	2–2
2.2	Layout of the EVM	2–4
2.3	Setup of the EVM	2–5

2.1 Schematic of the EVM

Figure 2–1 shows the schematic of the EVM. For this EVM only ceramic capacitors are used. Capacitors C5 and C6 are bypass capacitors that filter the spikes during turnover from transfer to charging phase and vice versa.

Figure 2–1. Schematic of the EVM




Table 2-1. Bill of Material of the TPS60140 EVM

Component Value		Part Number	Manufacturer	Description
C1, C2	2.2 μF, 16V	F, 16V EMK316BJ225KL-T Taiyo Yuden		Ceramic flying capacitors
C3	4.7 μF, 10V	T, 10V LMK316BJ475KL-T Taiyo Yuden Ceramic in		Ceramic input capacitor
C4	10 μF, 6.3V	μF, 6.3V JMK316BJ106ML–T Taiyo Yuden Cer		Ceramic output capacitor
C5, C6	100 nF			Ceramic bypass capacitors at input and output
C7	100 nF			Filter capacitor for the LBI input signal
R1	357 kΩ	E96-Series		LBI input voltage adjustment
R2	619 kΩ	E96-Series		LBI input voltage adjustment
R3	1 ΜΩ			Pull up for the open drain output LBO

Table 2–1 contains the bill of material of the TPS60140EVM–144. The following paragraph describes the use of some of the parts.

R1/R2 adjust the input voltage of the LBI input for low battery detection. For the sum of these two resistors, a value of 100 k Ω to 1 M Ω is recommended. The resistive divider on the EVM is connected to the input voltage V_{IN} . For the given resistor values, the LBO signal will go active (high) if the input voltage is below 2 V. C7 works as a filter capacitor for the LBI input voltage. This capacitor is recommended if line or load transients occur, because at the switching point of the LBI comparator, noise at the input can trigger the LBO and this can lead to oscillations at the LBO pin. Since the LBO output, which signalizes a low battery state, is an open drain output, it requires an external pull up resistor (R3). For R3 a value between $100 k\Omega$ and $1 M\Omega$ is recommended. In case your application does not require low battery detection these four parts can be omitted.

For the input and output of the voltage there are two six-pin connectors on the board. The first three pins of each are the supply pins (In or Out) and the last three pins of each are the ground (GND) pins.

The three-pin connector can be used to connect the ENABLE pin of the device. The connector has the supply (In) signal at the first pin, the logic signal (connection to the ENABLE pin) at the second pin and the ground (GND) signal at the third pin. This way it is possible to use jumpers to connect the pin either to input (supply voltage) to enable the device, or to ground to disable the device. It is also possible to connect any other signal by using an external signal source and connecting it to the second pin. The ENABLE pin is a logic level CMOS input, for specifications of the levels please refer to the datasheet. The value of the signal connected to the logic pins can be higher than the supply voltage, but must not exceed the maximum ratings (see the TPS60140 and TPS60141 datasheet for the maximum ratings).

Applying a logic low level to the ENABLE input turns off the device and disconnects the output from the input. The output capacitor is not discharged via the device. In this state the supply current decreases to $0.1\mu A$. For normal operation connect the ENABLE signal to the input voltage or a logic high level respectively.

2.2 Layout of the EVM

Figure 2–2 and 2–3 show the placement of the components and the layout of the EVM. The components and all signals are exclusively placed on the top layer of the PC board. To provide optimal performance the bottom layer is a solid plane (only interrupted by some vias) connected to GND.

Figure 2–2. Placement of the Components





Figure 2–3. Top Layer of the EVM



The device has the PowerPAD on the bottom (an exposed leadframe that can be soldered with the board to reduce the thermal resistance $R_{\Theta CA}$ from case to ambient). On the EVM, the PowerPAD is not soldered to make it easier to replace the soldered TPS60140 with a TPS60141.

On the EVM and below the PowerPAD is an open copper plate connected to GND. Measurements have shown that this thermal connection of the IC is sufficient, as long as the device is not operated at extreme points, e.g., high ambient temperature (50°C and above) or constantly at the absolute maximum continuous output current. Nevertheless, it is recommended that the PowerPAD be soldered if possible.

Table 2–1 contains the values and description of all 7 capacitors and 3 resistors that are placed on the EVM.

The required space for the IC and all external parts on the EVM is approximately 15 mm \times 25 mm = 375 mm². The EVM is not optimized for space, the pads for the capacitors can be reduced and they can be placed narrower to the IC. This EVM was not designed to make it easy to solder other (bigger) capacitors for evaluation purposes.

2.3 Setup of the EVM

For proper operation of the EVM, please follow these few steps:

- Make sure that the enable (EN) input is either properly jumpered or connected to an external source.
- 2) Connect a load to the output (between GND and Out). > 50 Ω or 0 mA to 100 mA for 2 V \leq V_{IN} \leq 3.6 V > 100 Ω or 0 mA to 50 mA for 1.8 V \leq V_{IN} < 2 V
- 3) Connect a dc power supply (or a battery pack) with an appropriate voltage between input (In), and ground (GND). 1.8 V \leq V_{IN} \leq 3.6 V

Chapter 3

Component Selection

This chapter provides details on selecting the external components for a power supply built with the TPS6014x device.


Topic		Page
3.1	Low Battery Detection Resistor Selection	3-2
3.2	Capacitor Selection and Accompanying Measurements	3-3

3.1 Low Battery Detection Resistor Selection

The resistive divider of the low battery detector (LBI) on the EVM is connected between the input voltage V_{IN} and GND. With the given resistive values, the threshold on the EVM is set to 2 V. With the formulas below and Table 3–1 given in this section, other threshold values can be set.

There is additionally a capacitor with 100 nF in parallel to the resistor R_2 . Line or load transients can lead to changes in the input voltage and when these changes are bigger than the hysteresis of the LBI comparator (multiplied with the factor of the resistive divider) the LBO output will toggle. The capacitor is used to eliminate this toggling.

Figure 3-1. Resistive Divider at LBI



The following two formulas can be used to calculate the resistive divider for low battery detection. First the sum of the resistors has to be fixed. It is recommended to use a value between 100 $k\Omega$ and 1 $M\Omega$ for this sum. With these values, the current flowing into the LBI pin can be neglected. Nevertheless, the lower the sum of the two resistor values, the lower is the influence in input current changes of the LBI pin. Lower values can also be used, but the current drawn from the input voltage (e.g. the battery) increases with decreasing resistor values.

$$R_2 = (R_1 + R_2) \times \frac{V_{trip}}{V_{IN}}$$

$$R_1 = (R_1 + R_2) - R_2$$

The tolerance of the LBI threshold is given in the datasheet with 1.15 V \leq V(LBI) \leq 1.27V.

Now the tolerance of the input trip voltage with a given tolerance of the resistors of the resistive divider can be calculated with the following two formulas:

$$V_{trip(min)} = V_{LBI,min} \times \frac{R_{1,min} + R_{2,max}}{R_{2,max}}$$

$$V_{trip(max)} = V_{LBI, max} \times \frac{R_{1, max} + R_{2, min}}{R_{2, min}}$$

Table 3–1 shows possible values for the resistors of the resistive divider. The resistors are taken from the E96-series and have therefore a tolerance of 1%. The sum of the resistors was chosen to around 1 $M\Omega$.

Table 3-1. Recommended Values for the LBI Resistive Divider

V _{Bat} /V	$R_1/k\Omega$	$R_2/k\Omega$	V _{trip(min)} /V	V _{trip(max)} /V
1.8	357	732	1.700 (-5.56%)	1.902 (+5.67%)
1.9	365	634	1.799 (-5.32%)	2.016 (+6.11%)
2.0	412	634	1.883 (-5.85%)	2.112 (+5.6%)
2.1	432	590	1.975 (-5.95%)	2.219 (+5.67%)
2.2	442	536	2.080 (-5.45%)	2.338 (+6.27%)

3.2 Capacitor Selection

For the maximum output current and best performance, the capacitors placed on the EVM are recommended ones to use. For lower currents or higher allowed output voltage ripple, smaller ceramic capacitors can also be used (see Table 3–2).

Table 3-2. Capacitor Selection

Load Current, I _{LOAD} /mA	Flying Capacitors, C _{xF} /μF	Input Capacitor, C _{IN} /μF	Output Capacitor, C _{OUT} /μF	Output Voltage Ripple, V _{P-P} /mV
0–100	2.2	4.7	10	40
0–100	2.2	4.7	22	18
0–100	2.2	2.2	10	130
0–50	2.2	4.7	4.7	40

All capacitors used in Table 3–2 are ceramic capacitors with X7R or X5R material. With other types of capacitors, especially at the outputs, the output voltage ripple will increase.