FAST PAGE MODE 1048576-BIT(262144-WORD BY 4-BIT)DYNAMIC RAM

#### DESCRIPTION

This is a family of 262144-word by 4-bit dynamic RAMs, fabricated with the high performance CMOS process, and is ideal for large-capacity memory systems where high speed, low power dissipation, and low costs are essential. The use of triple-layer polysilicon process combined with silicide technology and a single-transistor dynamic storage cell provide high circuit density at reduced costs, and the use of dynamic circuitry including sense amplifiers assures low power dissipation. Multiplexed address inputs permit both a reduction in pins and an increase in system densities.

In addition to the  $\overline{RAS}$ -only refresh mode, the hidden refresh mode and  $\overline{CAS}$  before  $\overline{RAS}$  refresh mode are available.

#### **FEATURES**

Type name	RAS	CAS	Address access	OE access	Cycle time	Power dissipa
Type hame	time (max ns)	time (max ns)	time (max ns)	time (max. ns)	(min ns)	tion (typ mW)
M5M44256B-7	70	20	35	20	140	230
M5M44256B-8	80	20	40	20	160	200
M5M44256B-10	100	25	50	25	190	175

- High performance CMOS technology
- Standard 20 pin DIP, 26 pin SOJ, 20 pin ZIP, 24 pin TSOP
- Single 5V±10% supply
- Low stand-by power dissipation

2.75mW (max) . . . . . . . . . . CMOS Input level


Low operating power dissipation

M5M44256BP, J, L, VP, RV-7...440mW (max) M5M44256BP, J, L, VP, RV-8...385mW (max) M5M44256BP, J, L, VP, RV-10..330mW (max)


- All inputs, outputs TTL compatible and low capacitance
- Tri-state unlatched output
- 512 refresh cycles/8ms
- Early write mode and OE control output buffer impedance
- Read-Modify-write, RAS-only refresh, Fast-page mode capabilities
- CAS before RAS refresh mode capability
- CAS controlled output allows hidden refresh
- Wide RAS Low pulse width for Fast page mode . . . . . . . . . . . . . . . . 50μs (max)

#### **APPLICATION**

Main memory unit for computers, Microcomputer memory, Refresh memory for CRT



### FAST PAGE MODE 1048576-BIT(262144-WORD BY 4-BIT)DYNAMIC RAM



#### **FUNCTION**


The M5M44256BP, J, L, VP, RV provide, in addition to normal read, write, and read-modify-write operations, a

number of other functions, e.g., fast page mode, RAS-only refresh, and delayed-write. The input conditions for each are shown in Table 1.

Table 1 Input conditions for each mode

			Inj	puts			Input/	Output	Refresh	١
Operation	RAS	CAS	w	ŌĒ	Row address	Column address	Input	Output	Herresn	Remark
Read	ACT	ACT	NAC	ACT	APD	APD	OPN	VLD	YES	Fast page
Write (Early write)	ACT	ACT	ACT	DNC	APD	APD	VLD	OPN	YES	mode
Read-Modify-write	ACT	ACT	ACT	ACT	APD	APD	VLD	VLD	YES	identical
RAS only refresh	ACT	NAC	DNC	DNC	APD	DNC	DNC	OPN	YES	
Hidden refresh	ACT	ACT	DNC	ACT	APD	DNC	OPN	VLD	YES	
CAS before RAS refresh	ACT	ACT	DNC	DNC	DNC	DNC	DNC	OPN	YES	
Standby	NAC	DNC	DNC	DNC	DNC	DNC	DNC	OPN	NO	

Note ACT active, NAC nonactive, DNC don't care, VLD valid, APD applied, OPN open



## FAST PAGE MODE 1048576-BIT(262144-WORD BY 4-BIT)DYNAMIC RAM

#### **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Conditions	Ratings	Unit
Vcc	Supply voltage		-4~7	V
VI	Input voltage	With respect to V <sub>SS</sub>	-1~7	T v
٧o	Output voltage		-1~7	V
10	Output current		50	mA
Pd	Power dissipation	Ta = 25°C	1000	mW
Торг	Operating temperature		. 0~70	*c
Tstg	Storage temperature		-65~150	°C

#### RECOMMENDED OPERATING CONDITIONS (Ta = 0~70°C, unless otherwise noted) (Note 1)

Symbol	Parameter		Limits		
- Jylliodi	raiametei	Min	Nom	Max	Unit
Vcc	Supply voltage	4.5	5	5 5	V
Vss	Supply voltage	0	0	0	v
V <sub>IH</sub>	High-level input voltage, all inputs	2.4		6.5	V
VIL	Low-level input voltage, all inputs	-1.0		0.8	V

Note 1 All voltage values are with respect to VSS

## **ELECTRICAL CHARACTERISTICS** ( $T_a = 0 \sim 70^{\circ}\text{C}$ , $V_{CC} = 5V \pm 10\%$ , $V_{SS} = 0V$ , unless otherwise noted ) (Note 2)

Symbol	Parameter				Limits		
				Min	Тур	Max	Unit
VoH	High-level output voltage		I <sub>OH</sub> = - 5mA	2 4		Vcc	V
VoL	Low-level output voltage		I <sub>OL</sub> =4 2mA	0	" '	0 4	V
loz	Off state output current		Q floating 0V≤V <sub>OUT</sub> ≤5.5V	10		10	μА
lj.	Input current		0V ≤ V <sub>IN</sub> ≤ 6.5V, Other inputs pins = 0V	-10		10	иА
		M5M44256B-7				80	
CCI (AV)	Average supply current from V <sub>CC</sub> , operating (Note 3, 4)	M5M44256B-8	RAS, CAS cycling			70	mΑ
	operating (Note 3, 4)	M5M44256B-10	t RC = t wC = min, output open	-		60	
CC2 (AV)	Average supply current from Vcc	stand by (Note 6)	RAS = CAS = VIH, output open			2	
-CC2 (AV)		stanu-by (Note 6)	RAS = CAS = OE ≥ Vcc-0.5V, output open			0.5	mA
	Augrana 2000-lu 2000-l	M5M44256B-7	RAS cycling, CAS=VIH			80	
CC3(AV)	Average supply current from V <sub>CC</sub> , refreshing (Note 3)	M5M44256B-8	**			70	mA
		M5M44256B-10	t RC = min, output open			60	
Ī	A	M5M44256B-7	BAS - V			70	
CC4(AV)	Average supply current from V <sub>CC</sub> Fast-Page-Mode (Note 3, 4)	M5M44256B-8	RAS=VIL, CAS cycling			60	mA
	<b>3 101</b> (1010 0, 7)	M5M44256B-10	t pc = min, output open			50	
	Average supply current from V <sub>CC</sub>	M5M44256B-7	0.00			80	
CCB(AV)	CAS before RAS refresh mode	M5M44256B-8	CAS before RAS refresh cycling	- 1		70	mA
	(Note 3)	M5M44256B-10	t RC = min, output open			60	

Note 2. Current flowing into an IC is positive, out is negative

3 Icc1(AV), Icc3(AV), Icc4(AV) and Icc6(AV) are dependent on cycle rate. Maximum current is measured at the fastest cycle rate

4 ICC1[AV] and ICC4[AV] are dependent on output loading. Specified values are obtained with the output open

### $\begin{tabular}{ll} \textbf{CAPACITANCE} (Ta=0 \sim 70 ^{\circ} C \ , \ V_{CC}=5 \ V \pm 10 \%, \ V_{SS}=0 \ V, \ unless \ otherwise \ noted \ ) \end{tabular}$

Symbol	Parameter	Test conditions		Um. A		
		rest conditions	Min	Тур	Max	Unit
C <sub>I(A)</sub>	Input capacitance, address inputs (Note 5)				5	pF
CI(OE)	Input capacitance, OE input	l ., .,			7	pF
C <sub>I</sub> (₩)	Input capacitance, write control input	V <sub>I</sub> =V <sub>SS</sub>			7	DΕ
CI(RAS)	Input capacitance, RAS input	f=1MHz			7	pF
CI(CAS)	Input capacitance, CAS input	$V_i = 25 \mathrm{mV_{rms}}$			7	pF
Ci/0	Input/Output capacitance, data ports				7	οF

Note 5 C<sub>I(A)</sub> of ZIP is 6pF (max).



#### FAST PAGE MODE 1048576-BIT(262144-WORD BY 4-BIT)DYNAMIC RAM

### SWITCHING CHARACTERISTICS (Ta = 0 $\sim$ 70°C , $V_{CC}$ = 5V $\pm$ 10%, $V_{SS}$ = 0V , unless otherwise noted) (Note 6)

					Lin	nıts			
Symbol	Parameter		M5 M4256B-7		M5M44256B-8		M5M44	256B-10	, Unit
,			Mın	Max	Min	Max	Min	Max	
t <sub>CAC</sub>	Access time from CAS	(Note 7, 8)		20		20		25	ns
t RAC	Access time from RAS	(Note 7, 9)		70		80		100	ns
t CAA	Column Address access time	(Note 7, 10)		35		40		50	ns
t CPA	Access time from CAS precharge	(Note 7, 11)		40		45		55	ns
t OEA	Access time from OE	(Note 7)		20		20		25	ns
touz	Output low impedance time from CAS low	(Note 7)	5		5		5		ns
toff	Output disable time after CAS high	(Note 12)	0	20	0	20	0	25	ns
tdis(OE)	Output disable time after OE high	(Note 12)	0	20	0	20	0	25	ns

Note 6. An initial pause of 500µs is required after power-up followed by any 8 RAS or RAS/CAS cycles before proper device operation is achieved

Note that RAS may be cycled during the initial pause. And any 8 RAS or RAS/CAS cycles are required after prolonged periods of RAS inactivity before proper device operation is achieved.

- 7 Measured with a load circuit equivalent to 2TTL loads and 100pF
- 8 Assume that  $t_{RCD(max)} \le t_{RCD}$  and  $t_{ASC} \ge t_{ASC(max)}$
- 9 Assumes that t<sub>RCD</sub> ≤ t<sub>RCD(max)</sub> and t<sub>RAD</sub> ≤ t<sub>RAD(max)</sub> If t<sub>RCD</sub> or t<sub>RAD</sub> is greater than the maximum recommended value shown in this table, t<sub>RAC</sub> will increase by amount that t<sub>RCD</sub> or t<sub>RAD</sub> exceeds the value shown.
- 10 Assume that  $t_{RAD} \ge t_{RAD(max)}$  and  $t_{ASC} \le t_{ASC(max)}$
- 11 Assume that t<sub>CP</sub> ≤ t<sub>CP(max)</sub> and t<sub>ASC</sub> ≥ t<sub>ASC(max)</sub>
- 12 toper(max) and toper(max) define the time at which the output achieves the high impedance state (lour ≤ |±10µA|) and are not reference to VoH(min) or VoL(max)

### TIMING REQUIREMENTS (For Read, Write, Read-Modify-Write, Refresh, and Fast Page Mode Cycles)

(Ta = 0  $\sim$  70°C , V<sub>CC</sub> = 5V  $\pm$  10%, V<sub>SS</sub> = 0V , unless otherwise noted, See notes 13, 14)

		1		Lin	nits			
Symbol	Parameter	M5M4	M5M44256B-7		256B-8	M5M44256B-10		Unit
		Min	Max	Min	Max	Mın	Max	
t <sub>REF</sub>	Refresh cycle time		8		8		8	ms
t <sub>RP</sub>	RAS high pulse width	60		70		80		ns
t <sub>RCD</sub>	Delay time, RAS low to CAS low (Note 15	20	50	25	60	25	75	ns
t <sub>CRP</sub>	Delay time, CAS high to RAS low (Note 16	10		10		10		ns
t <sub>CPN</sub>	CAS high pulse width	10		10		10		ns
t <sub>RAD</sub>	Column address delay time from RAS low (Note 17	15	35	20	40	20	50	ns
t ASR	Row address setup time before RAS low	0		0		0		ns
t ASC	Column address setup time before CAS low (Note 18	0	10	0	15	0	20	ns
t <sub>RAH</sub>	Row address hold time after RAS low	10		15		15		ns
t <sub>CAH</sub>	Column address hold time after CAS low	15		20		20		ns
t <sub>T</sub>	Transition time (Note 19	3	50	3	50	3	50	ns

Note 13 The timing requirements are assumed  $t_T = 5ns$ 

- 14  $V_{IH\,(min)}$  and  $V_{IL\,(max)}$  are reference levels for measuring timing of input signals
- 15 tracing is specified as a reference point only. If trace is less than trace is trace if trace is trace if trace is greater than trace image, access time is defined as trace and trace as shown in notes 8, 10
- 16 t<sub>CRP</sub> requirement is applicable for all RAS/CAS cycles
- 17 t<sub>RAD(max)</sub> is specified as a reference point only. If t<sub>RAD</sub> ≥ t<sub>RAD(max)</sub> and t<sub>ASC</sub> ≤ t<sub>ASC(max)</sub>, access time is controlled exclusively by t<sub>CAA</sub>
- 18 t<sub>ASC(max)</sub> is specified as a reference point only. If t<sub>RCD</sub> ≥ t<sub>RCD(max)</sub> and t<sub>ASC</sub> ≥ t<sub>ASC(max)</sub>, access time is controlled exclusively by t<sub>CAC</sub>
- 19  $t_T$  is measured between  $V_{IH\{m_1n\}}$  and  $V_{IL\{max\}}$ .



## FAST PAGE MODE 1048576-BIT(262144-WORD BY 4-BIT)DYNAMIC RAM

#### Read and Refresh Cycles

				Lir	nits			
Symbol	Parameter	M5M4	4256B-7	M5M44256B-8		M5M44256B-10		Unit
		Min	Max	Min	Max	Min	Max	
t <sub>RC</sub>	Read cycle time	1 40		160		190		ns
t RAS	RAS low pulse width	70	10000	80	10000	100	10000	ns
t CAS	CAS low pulse width	20	10000	20	10000	25	10000	ns
t <sub>CSH</sub>	CAS hold time after RAS low	70		80		100		ns
t <sub>RSH</sub>	RAS hold time after CAS low	20		20		25		ns
tacs	Read Setup time before CAS low	0		0		0		ns
t <sub>RCH</sub>	Read hold time after CAS high (Note 20)	0		0		0		ns
t <sub>RRH</sub>	Read hold time after RAS high (Note 20)	10		10		10		ns
tRAL	Column address to RAS setup time	35		40		50		ns
t RPC	Precharge to CAS active time	0		0		0	İ	ns
th(CLOE)	OE hold time after CAS low	20		20		25		ns
th(RLOE)	OE hold time after RAS low	70		80		100		ns
t DOEL	Delay time, Data to OE low	0		0		0		ns
t oehd	Delay time, OE high to Data	15		15		20		ns
th(OECH)	CAS hold time after OE low	20		20		25		ns
th(OERH)	RAS hold time after OE low	20		20		25		ns

Note 20 Either tach or take must be satisfied for a read cycle

#### Write Cycle (Early Write and Delayed Write)

				Lir	nits			
Symbol	Parameter	M5M44256B-7		M5M44256B-8		M5M44256B-10		Unit
		Min	Max	Min	Max	Min	Max	
t <sub>wc</sub>	Write cycle time	140		160		190		ns
t RAS	RAS low pulse width	70	10000	80	10000	100	10000	ns
t cas	CAS low pulse width	20	10000	20	10000	25	10000	ns
t <sub>CSH</sub>	CAS hold time after RAS low	70		80		100		ns
t <sub>RSH</sub>	RAS hold time after CAS low	20		20		25		ns
t wes	Write setup time before CAS low (Note 22)	0		0		0		ns
t won	Write hold time after CAS low	15		15		20		ns
tcwL	CAS hold time after write low	20		20		25		ns
tawL	RAS hold time after write low	20		20		25		ns
twp	Write pulse width	15		15		20		ns
tos	Data setup time	0		0		0		ns
t <sub>DH</sub>	Data hold time after CAS low	15		15		20		ns
t <sub>OEHD</sub>	Delay time, OE high to data	15		15		20		ns
th(WOE)	OE hold time after write low	15		15		20		ns

### FAST PAGE MODE 1048576-BIT(262144-WORD BY 4-BIT)DYNAMIC RAM

#### Read-Write and Read-Modify-Write Cycles

				Lir	nits			
Symbol	Parameter	M5M4	4256B-7	M5M44	256B-8	M5M44	256B-10	Unit
		Min	Max	Min	Max	Min	Max	
t <sub>RWC</sub>	Read-write/read-modify-write cycle time (Note 21)	185		205		245		ns
t RAS	RAS low pulse width	115	10000	125	10000	155	10000	ns
t CAS	CAS low pulse width	65	10000	65	10000	80	10000	ns
t <sub>CSH</sub>	CAS hold time after RAS low	115		125		155		ns
t <sub>RSH</sub>	RAS hold time after CAS low	65		65		80		ns
t <sub>RCS</sub>	Read setup time before CAS low	0		0		0		ns
tcwD	Delay time, CAS low to write low (Note 22)	40		40		50		ns
t <sub>RWD</sub>	Delay time, RAS low to write low (Note 22)	90		100		125	i i	ns
t <sub>CWL</sub>	CAS hold time after write low	20		20		25		ns
t <sub>RWL</sub>	RAS hold time after write low	20		20		25		ns
t <sub>WP</sub>	Write pulse width	15		15		20		ns
t <sub>DS</sub>	Data setup time	0		0		0		ns
t <sub>DH</sub>	Data hold time after write low	15	-	15		20		ns
t <sub>AWD</sub>	Delay time, address to write low (Note 22)	55	1	60	,	75		ns
th(CLOE)	OE hold time after CAS low	20		20		25		ns
th(ALOE)	OE hold time after RAS low	70		80		100		ns
t DOEL	Delay time, Data to OE low	0		0		0		ns
t <sub>OEHD</sub>	Delay time, OE high to Data	15		15		20		ns
th(WOE)	OE hold time after write low	15		15		20		ns

Note 21 t<sub>RWC</sub> is specified as t<sub>RWC(min)</sub> = t<sub>RAC(max)</sub> + t<sub>OEHD(min)</sub> + t<sub>RWL(min)</sub> + t<sub>RP(min)</sub> + 4t<sub>T</sub>

#### Fast-Page Mode Cycle (Read, Early Write, Read-Write, Read-Modify-Write Cycle)

Symbol	Parameter	M5M4	4256B-7	M5M44	1256B-8	M5M44	256B-10	Unit
		Міп	Max	Min	Max	Min	Max	
t <sub>PC</sub>	Read, Write cycle time	45		50.		60		ns
t AWPC	Read-write/read-modify-write cycle time	95		100		115		ns
t RAS	RAS low pulse width for Read, write cycle	115	50000	130	50000	160	50000	ns
t CAS	CAS low pulse width for read cycle	20	10000	20	10000	25	10000	ns
t <sub>CP</sub>	CAS high pulse width (Note 23)	10	25	10	25	10	25	ns
t <sub>RSH</sub>	RAS hold time after CAS low	20		20		25	i	ns

Note 23  $t_{CP(max)}$  is specified as a reference point only. If  $t_{CP(max)} \le t_{CP}$ , access time is assumed by  $t_{CAC}$ 

#### CAS before RAS Refresh Cycle (Note 24)


Symbol	Parameter		Limits					
		M5M44	M5M44256B-7		M5M44256B-8		M5M44256B-10	
		Min	Max	Min	Max	Min	Max	
tosa	CAS setup time for CAS before RAS refresh	10		10		10		ns
t <sub>CHR</sub>	CAS hold time for CAS before RAS refresh	15		15		20		ns
t <sub>RPC</sub>	Precharge to CAS active time	0		0		0		ns

Note 24 Eight or more CAS before RAS cycles instead of eight RAS cycles are necessary for proper operation of CAS before RAS refresh mode

<sup>22</sup> twos town. Tawn and tawn are specified as reference points only. If twos ≥ twostmin, the cycle is an early write cycle and the DQ pins will remain high impedance throughout the entire cycle if town ≥ town(min), the cycle is a read-modify write cycle and the DQ will contain the data read from the selected address. If neither of the above conditions is satisfied, the condition of the DQ (at access time and until CAS or OE goes back to V<sub>M</sub>) is indeterminate.


#### FAST PAGE MODE 1048576-BIT(262144-WORD BY 4-BIT)DYNAMIC RAM

Timing Diagrams (Note 25) **Read Cycle** 




## FAST PAGE MODE 1048576-BIT(262144-WORD BY 4-BIT)DYNAMIC RAM

#### Write Cycle (Early write)




#### FAST PAGE MODE 1048576-BIT(262144-WORD BY 4-BIT)DYNAMIC RAM

#### Write Cycle (Delayed Write)




#### FAST PAGE MODE 1048576-BIT(262144-WORD BY 4-BIT)DYNAMIC RAM

#### Read-Write, Read-Modify-Write Cycle




### FAST PAGE MODE 1048576-BIT(262144-WORD BY 4-BIT)DYNAMIC RAM

#### **RAS-only Refresh Cycle**



## FAST PAGE MODE 1048576-BIT(262144-WORD BY 4-BIT)DYNAMIC RAM


#### Hidden Refresh Cycle (Read) (Note 26)



Note 26: Early write, delayed write, read-write or read-modify-write cycle is applicable instead of read cycle Timing requirements and output state are the same as that of each cycle shown before


## FAST PAGE MODE 1048576-BIT(262144-WORD BY 4-BIT)DYNAMIC RAM

### CAS before RAS Refresh Cycle




## FAST PAGE MODE 1048576-BIT(262144-WORD BY 4-BIT)DYNAMIC RAM

#### Fast Page Mode Read Cycle




#### FAST PAGE MODE 1048576-BIT(262144-WORD BY 4-BIT)DYNAMIC RAM

#### Fast Page Mode Write Cycle (Early Write)



### FAST PAGE MODE 1048576-BIT(262144-WORD BY 4-BIT)DYNAMIC RAM

#### Fast Page Mode Write Cycle (Delayed Write)



### FAST PAGE MODE 1048576-BIT(262144-WORD BY 4-BIT)DYNAMIC RAM

#### Fast Page Mode Read-Write, Read-Modify-Write Cycle

