

CMOS 4-BIT PARALLEL-IN/PARALLEL-OUT SHIFT REGISTER

FEATURES

- ◆ 4-Stage Clocked Serial-Shift Operation
- ◆ Synchronous Parallel Loading of All Stages
- ◆ J-K Serial Inputs to First Stage
- ◆ Asynchronous True/Complement Control of all Outputs
- ◆ Asynchronous Reset
- ◆ Static Operation – DC to 6MHz @ 10Vdc

DESCRIPTION

The 4035B is a Four-Stage Clocked Serial Register having provisions for synchronous parallel inputs to each stage and serial inputs to the first stage via JK logic. Register stages 2, 3, and 4 are coupled in a serial "D" flip-flop configuration when the register is in the serial mode (Parallel/Serial control low).

Parallel entry via the "D" line of each register stage is permitted only when the Parallel/Serial control is high. In the parallel or serial mode information is transferred on positive Clock transitions.

When the True/Complement control is high, the true contents of the register are available at the output terminals. When the True/Complement control is low, the outputs are the complements of the data in the register. The True/Complement control functions asynchronously with respect to the Clock signal.

JK input logic is provided on the first stage serial input to minimize logic requirements, particularly in counting and sequence-generation applications. With JK inputs connected together, the first stage becomes a "D" flip-flop. An asynchronous common Reset is also provided.


This device may be used for shift-right/shift-left registers, parallel-to-serial/serial-to-parallel conversion, sequence generation, up/down Johnson or ring counters, pseudo-random code generation, frequency and phase comparators, and sample-and-hold registers.

TRUTH TABLE

CL	t _{n-1} (Inputs)				t _n (Outputs)
	J	K	R	Q _{n-1}	Q _n
/	0	X	0	0	0
/	1	X	0	0	1
/	X	0	0	1	0
/	1	0	0	Q _{n-1}	Q̄ _{n-1} Toggle Mode
/	X	1	0	1	1
/	X	X	0	Q _{n-1}	Q _{n-1}
X	X	X	1	X	0

X = Don't Care

CONNECTION DIAGRAM
(all packages)



Add suffix for package:

C 16-pin Cerdip


E 16-pin Epoxy

RECOMMENDED OPERATING CONDITIONS

For maximum reliability:

DC Supply Voltage	V _{DD} - V _{SS}	3 to 15	Vdc
Operating Temperature	T _A	-55 to +125	°C
C		-40 to +85	°C
E			

BLOCK DIAGRAM



ELECTRICAL CHARACTERISTICS

STATIC CHARACTERISTICS¹

PARAMETER	V _{DD} (Vdc)	CONDITIONS	T _{LOW} ²		+25°C			T _{HIGH} ²		Units
			Min.	Max.	Min.	Typ.	Max.	Min.	Max.	
QUIESCENT DEVICE CURRENT	I _{DD}	V _{IN} =V _{SS} or V _{DD} All valid input combinations	5 10 15	— — —	5 10 20	— 0.1 0.2	0.05 10 20	5 10 20	— 150 300 600	μA/dc

NOTES: ¹ Remaining Static Electrical Characteristics are listed under "4000B Series Family Specifications".

² T_{LOW} = -55°C for C

= -40°C for E


T_{HIGH} = +125°C for C

= + 85°C for E


DYNAMIC CHARACTERISTICS (C_L = 50pF, T_A = 25°C)

PARAMETER	V _{DD} (Vdc)	Min.	Typ.	Max.	Units
CLOCKED OPERATION					
PROPAGATION DELAY TIME					
From Clock Input	t _{PLH} , t _{PHL}	5 10 15	— — —	250 100 75	500 200 150
	t _{PLH} , t _{PHL}	5 10 15	— — —	150 60 45	300 120 90
	t _{TLH} , t _{THL}	5 10 15	— — —	80 40 30	160 80 60
	PW _{CL}	5 10 15	— — —	100 45 30	200 90 60
	f _{CL}	5 10 15	2.0 5.0 6.0	4.0 10.0 12.0	— — —
	t _{rCL} , t _{fCL}	5 10 15	15 15 15	— — —	— — —
MAXIMUM CLOCK FREQUENCY					
MAXIMUM CLOCK RISE & FALL TIME¹					
MINIMUM SETUP TIME J, K Inputs	t _{setup}	5 10 15	— — —	110 40 30	220 80 60
	t _{setup}	5 10 15	— — —	70 25 20	140 50 40
	t _{hold}	5 10 15	— — —	-25 -10 -5	25 10 5
	t _{hold}	5 10 15	— — —	-25 -10 -5	25 10 5
RESET OPERATION					
PROPAGATION DELAY TIME					
MINIMUM RESET PULSE WIDTH	t _{PHL}	5 10 15	— — —	230 120 90	460 240 180
	PW _R	5 10 15	— — —	125 55 40	250 110 80


¹ When units are cascaded, the maximum rise and fall times of the clock input should be equal to or less than the transition times of the data outputs driving data inputs, plus the propagation delay of the output driving stage for the output capacitive load.

Typical N-Channel
Sink Current Characteristics

LOGIC DIAGRAM



APPLICATIONS INFORMATION



Shift Left/Shift Right Register