


PE4124

Product Description

The PE4124 is a high linearity, passive Quad MOSFET Mixer for GSM800 & Cellular Base Station Receivers and exhibits high dynamic range performance over a broad LO drive range up to 20 dBm. This mixer integrates passive matching networks to provide single-ended interfaces for the RF and LO ports, eliminating the need for external RF baluns or matching networks. The PE4124 is optimized for frequency down-conversion using low-side LO injection for GSM800 & Cellular Base Station applications, and is also suitable for use in upconversion applications.

The PE4124 is manufactured in Peregrine's patented Ultra Thin Silicon (UTSi®) CMOS process, offering the performance of GaAs with the economy and integration of conventional CMOS.

Figure 1. Functional Schematic Diagram



High Linearity Quad MOSFET Mixer For GSM800 & Cellular BTS

Features

- Integrated, single-ended RF & LO interfaces
- High linearity: IIP3>+32 dBm, 820 – 920 MHz (+17 dBm LO)
- Low conversion loss: 6.9 dB (+17 dBm LO)
- High isolation: typical LO-IF at 43 dB, LO-RF at 31 dB
- Designed for low-side LO injection

Figure 2. Package Type




Table 1. Electrical Specifications @ +25 °C

Parameter	Minimum	Typical	Maximum	Units
Frequency Range:				
LO	750		850	MHz
RF	820		920	MHz
IF*		70		MHz
Conversion Loss**		6.9	7.3	dB
Isolation:				
LO-RF	29	31		dB
LO-IF	38	43		dB
Input IP3	29	32.5		dBm
Input 1 dB Compression		23		dBm

^{*}An IF frequency of 70MHz is a nominal frequency. The IF frequency can be specified by the user as long as the RF and LO frequencies are within the specified maximum and minimum.

^{**}Conversion Loss includes loss of IF transformer (M/A COM ETC1-1-13, nominal loss 0.7dB at 70MHz).

Test conditions unless otherwise noted: LO = 70MHz, LO input drive = 17dBm, RF input drive = 3dBm.



Figure 3. Pin Configuration




Table 2. Pin Descriptions

Pin No.	Pin Name	Description
1	LO	LO Input
2	GND	Ground connection for Mixer. Traces should be physically short and connect immediately to ground plane for best performance.
3	RF	RF Input
4	GND	Ground.
5	GND	Ground.
6	IF2	IF differential output
7	IF1	IF differential output
8	GND	Ground.

Table 3. Absolute Maximum Ratings

Symbol	Parameter/Conditions	Min	Max	Units
T _{ST}	Storage temperature range	-65	150	°C
T _{OP}	Operating temperature range	-40	85	°C
P _{LO}	LO input power		20	dBm
P_{RF}	RF input power		16	dBm
V_{ESD}	ESD Sensitive Device		250	V

Electrostatic Discharge (ESD) Precautions


When handling this UTSi device, observe the same precautions that you would use with other ESD-sensitive devices. Although this device contains circuitry to protect it from damage due to ESD, precautions should be taken to avoid exceeding the rating specified.

Latch-Up Avoidance

Unlike conventional CMOS devices, UTSi CMOS devices are immune to latch-up.



Figure 4. Evaluation Board Schematic Diagram



T2 M/A-Com E-Series RF 1:1 Transformer ETC1-1-13

Figure 5. Evaluation Board





Table 4. Bill of Materials

Reference	Value / Description
T2	M/A Com ETC1-1-13
U1 (Not Labeled)	PE4124 Mixer
R1	Ω0
J1, J2, J3	SMA Connector

Figure 6. Evaluation Board Testing Block Diagram, 2-Tone Setup





Typical Performance Plots (LO=17dBm, RF=3dBm, IF=70MHz)

Figure 7. Conversion Loss vs. Frequency




Figure 8. Input 1dB Compression vs. Frequency




Figure 9. Input IP3 vs. Frequency





Figure 10. Output IP3 vs. Frequency





Typical Performance Plots (LO=17dBm, RF=3dBm, IF=70MHz)

Figure 11. LO-RF Isolation vs. Frequency




Figure 12. LO-IF Isolation vs. Frequency




Figure 13. LO Port Return Loss vs. Frequency





Figure 14. RF Port Return Loss vs. Frequency





Typical Performance Plots @ +25 °C (RF=3dBm, IF=70MHz)

Figure 15. Input IP3 across LO Drive




Figure 16. Conversion Loss across LO Drive




Table 5. Spurious Response

	mF _{RF} + nF _{LO}				
	nF _{LO}				
mF _{RF}	0	1	2	3	4
0		30	22	33	28
1	28	2	32	23	39
2	50	48	47	64	52
3	>85	65	73	63	74
4	>85	>85	>85	>85	>85

Normalized to dB below PIF

(RF=870MHz @ 3dBm, LO = 800MHz @ 17dBm, low side)

Table 6. Spurious Response

		mF _{RF} - nF _{LO}			
	nF _{LO}				
mF _{RF}	0	1	2	3	4
0		30	22	33	28
1	28	0	29	13	39
2	50	46	52	54	48
3	>85	63	75	76	71
4	>85	>85	>85	>85	>85


Normalized to dB below PIF

(RF=870MHz @ 3dBm, LO = 800MHz @ 17dBm, low side)



Figure 17. Package Drawing

8-lead TSSOP






Table 7. Ordering Information

Order Code	Part Marking	Description	Package	Shipping Method
4124-21	4124	PE4124-08TSSOP-100A	8-lead TSSOP	100 units / Tube
4124-22	4124	PE4124-08TSSOP-2000C	8-lead TSSOP	2000 units / T&R
4124-00	PE4124-EK	PE4124-08TSSOP-EK	Evaluation Board	1 / Box



Sales Offices

United States

Peregrine Semiconductor Corp.

6175 Nancy Ridge Drive San Diego, CA 92121 Tel 1-858-455-0660 Fax 1-858-455-0770

Europe

Peregrine Semiconductor Europe

Aix-En-Provence Office Parc Club du Golf, bat 9 13856 Aix-En-Provence Cedex 3 France Tel 33-0-4-4239-3360 Fax 33-0-4-4239-7227

Japan

Peregrine Semiconductor K.K.

The Imperial Tower, 15th floor 1-1-1 Uchisaiawaicho, Chiyoda-ku Tokyo 100-0011 Japan

Tel: 03-3507-5755 Fax: 03-3507-5601

Australia

Peregrine Semiconductor Australia

8 Herb Elliot Ave. Homebush, NSW 2140 Australia

Tel: 011-61-2-9763-4111 Fax: 011-61-2-9746-1501

For a list of representatives in your area, please refer to our Web site at: http://www.peregrine-semi.com

Data Sheet Identification

Advance Information

The product is in a formative or design stage. The data sheet contains design target specifications for product development. Specifications and features may change in any manner without notice.

Preliminary Specification

The data sheet contains preliminary data. Additional data may be added at a later date. Peregrine reserves the right to change specifications at any time without notice in order to supply the best possible product.

Product Specification

The data sheet contains final data. In the event Peregrine decides to change the specifications, Peregrine will notify customers of the intended changes by issuing a PCN (Product Change Notice).

The information in this data sheet is believed to be reliable. However, Peregrine assumes no liability for the use of this information. Use shall be entirely at the user's own risk.

No patent rights or licenses to any circuits described in this data sheet are implied or granted to any third party.

Peregrine's products are not designed or intended for use in devices or systems intended for surgical implant, or in other applications intended to support or sustain life, or in any application in which the failure of the Peregrine product could create a situation in which personal injury or death might occur. Peregrine assumes no liability for damages, including consequential or incidental damages, arising out of the use of its products in such applications.

Peregrine products are protected under one or more of the following U.S. patents: 6,090,648; 6,057,555; 5,973,382; 5,973,363; 5,930,638; 5,920,233; 5,895,957; 5,883,396; 5,864,162; 5,863,823; 5,861,336; 5,663,570; 5,610,790; 5,600,169; 5,596,205; 5,572,040; 5,492,857; 5,416,043. Other patents are pending.

Peregrine, the Peregrine logotype, Peregrine Semiconductor Corp., and UTSi are registered trademarks of Peregrine Semiconductor Corporation.

Copyright © 2002 Peregrine Semiconductor Corp. All rights reserved.