5V 4M X 4 CMOS Quad CAS DRAM (fastpage mode)

Features

- Organization: 4,194,304 words × 4 bits
- High speed
 - 50/60 ns \overline{RAS} access time
 - 25/30 ns column address access time
 - 12/15 ns $\overline{\text{CAS}}$ access time
- Low power consumption
 - Active: 495 mW max
 - Standby: 5.5 mW max, CMOS I/O
- Fast page mode
- Refresh
 - 4096 refresh cycles, 64 ms refresh interval for 4C4M4FOQ
 - 2048 refresh cycles, 32 ms refresh interval for AS4C4M4F1Q

- \overline{RAS} -only or \overline{CAS} -before- \overline{RAS} refresh or self-refresh
- TTL-compatible, three-state I/O
- 4 separate $\overline{\text{CAS}}$ pins allow for separate I/O operation
- JEDEC standard package
 - 300 mil, 28-pin SOJ
 - 300 mil, 28-pin TSOP
- Latch-up current ≥ 200 mA
- ESD protection \geq 2000 mV

Pin arrangement

SOJ				TSOP				
Vcc	25 26 27 20 27 27 27 27 27 27 27 27 27 27 27 27 27	7	VO1	1 2 3 4 5 6 6 7 7 8 9 10 11 12 13 14	28 GND 27 I/O3 26 I/O2 25 CAS3 24 OE 23 A9 22 CAS2 21 NC 20 A8 19 A7 18 A6 17 A5 16 A4 15 GND			

^{*} NC on 2K refresh version; A11 on 4K refresh version

Pin designation

Pin(s)	Description
A0 to A11	Address inputs
RAS	Row address strobe
CAS0 to CAS3	Column address strobe
WE	Write enable
I/O0 to I/O3	Input/output
ŌĒ	Output enable
V _{CC}	Power
GND	Ground

Selection guide

	Symbol	4C4M4FOQ-50 AS4C4M4F1Q-50	4C4M4FOQ-60 AS4C4M4F1Q-60	Unit
Maximum RAS access time	t _{RAC}	50	60	ns
Maximum column address access time	t _{CAA}	25	30	ns
Maximum CAS access time	t _{CAC}	12	15	ns
Maximum output enable (\overline{OE}) access time	t _{OEA}	13	15	ns
Minimum read or write cycle time	t _{RC}	85	100	ns
Minimum fast page mode cycle time	t _{PC}	20	24	ns
Maximum operating current	I _{CC1}	90	80	mA
Maximum CMOS standby current	I _{CC5}	1.0	1.0	mA



Functional description

The 4C4M4FOQ and AS4C4M4F1Q are high performance 16-megabit CMOS Dynamic Random Access Memory (DRAM) devices organized as 4,194,304 words × 4 bits. The devices are fabricated using advanced CMOS technology and innovative design techniques resulting in high speed, extremely low power and wide operating margins at component and system levels. The Alliance 16Mb DRAM family is optimized for use as main memory in PC, workstation, router and switch applications.

These devices feature a high speed page mode operation where read and write operations within a single row (or page) can be executed at very high speed by toggling column addresses within that row. Row and column addresses are alternately latched into input buffers using the falling edge of \overline{RAS} and \overline{CAS} inputs respectively. Four individual \overline{CAS} pins allow for separate I/O operation which enables the devices to operate in parity mode. Also, \overline{RAS} is used to make the column address latch transparent, enabling application of column addresses prior to \overline{CAS} assertion.

Refresh on the 4096 address combinations of A0 to A11 must be performed every 64 ms using:


- RAS-only refresh: RAS is asserted while CAS is held high. Each of the 4096 rows must be strobed. Outputs remain high impedence.
- Hidden refresh: $\overline{\text{CAS}}$ is held low while $\overline{\text{RAS}}$ is toggled. Refresh address is generated internally. Outputs remain low impedence with previous valid data.
- $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh (CBR): $\overline{\text{CAS}}$ is asserted prior to $\overline{\text{RAS}}$. Refresh address is generated internally. Outputs are high-impedence ($\overline{\text{OE}}$ and $\overline{\text{WE}}$ are don't care).
- Normal read or write cycles refresh the row being accessed.
- Self-refresh cycles

Refresh on the 2048 address combinations of A0 to A10 must be performed every 32 ms using:

- RAS-only refresh: RAS is asserted while CAS is held high. Each of the 2048 rows must be strobed. Outputs remain high impedence.
- Hidden refresh: $\overline{\text{CAS}}$ is held low while $\overline{\text{RAS}}$ is toggled. Refresh address is generated internally. Outputs remain low impedence with previous valid data.
- $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh (CBR): $\overline{\text{CAS}}$ is asserted prior to $\overline{\text{RAS}}$. Refresh address is generated internally. Outputs are high-impedence ($\overline{\text{OE}}$ and $\overline{\text{WE}}$ are don't care).
- Normal read or write cycles refresh the row being accessed.
- Self-refresh cycles


The 4C4M4FOQ and AS4C4M4F1Q are available in the standard 28-pin plastic SOJ and 28-pin plastic TSOP packages. The 4C4M4FOQ and AS4C4M4F1Q operate with a single power supply of $5V \pm 0.5V$ and provide TTL compatible inputs and outputs.

Logic block diagram for 4K refresh





Logic block diagram for 2K refresh



Recommended operating conditions

1 0					
Parameter	Symbol	Min	Nominal	Max	Unit
Supply voltage	V _{CC}	4.5	5.0	5.5	V
	GND	0.0	0.0	0.0	V
Input voltage	V_{IH}	2.4	_	V _{CC}	V
	V_{IL}	-0.5 [†]	_	0.8	V
Ambient operating temperature	T_A	0		70	°C

 $^{^{\}dagger}V_{IL}$ min -3.0V for pulse widths less than 5 ns. Recommended operating conditions apply throughout this document unless otherwise specified.



Absolute maximum ratings

Parameter	Symbol	Min	Max	Unit
Input voltage	V _{in}	-1.0	+7.0	V
Input voltage (DQs)	V_{DQ}	-1.0	$V_{CC} + 0.5$	V
Power supply voltage	V_{CC}	-1.0	+7.0	V
Storage temperature (plastic)	T_{STG}	-55	+150	°C
Soldering temperature × time	T _{SOLDER}	_	260 × 10	°C × sec
Power dissipation	P_{D}	_	1	W
Short circuit output current	I _{out}	_	50	mA

DC electrical characteristics

				50	-6	50		
Parameter	Symbol	Test conditions	Min	Max	Min	Max	Unit	Notes
Input leakage current	I_{IL}	$0V \le V_{in} \le +5.5V$, Pins not under test = $0V$	-5	+5	-5	+5	μΑ	
Output leakage current	I_{OL}	D_{OUT} disabled, $0V \le V_{out} \le +5.5V$	-5	+5	-5	+5	μΑ	
Operating power supply current	I _{CC1}	\overline{RAS} , \overline{CAS} Address cycling; t_{RC} =min	I	110	ı	100	mA	1,2
TTL standby power supply current	I _{CC2}	$\overline{RAS} = \overline{CAS} \ge V_{IH}$	_	2.0	_	2.0	mA	
Average power supply current, RAS refresh mode or CBR	I_{CC3}	\overline{RAS} cycling, $\overline{CAS} \ge V_{IH}$, $t_{RC} = \min$ of \overline{RAS} low after \overline{XCAS} low.	_	110	-	100	mA	1
Fast page mode average power supply current	I_{CC4}	$\overline{RAS} = V_{IL}$, \overline{CAS} , address cycling: $t_{HPC} = min$	_	90	-	80	mA	1, 2
CMOS standby power supply current	I _{CC5}	$\overline{RAS} = \overline{CAS} = V_{CC} - 0.2V$	I	1.0	ı	1.0	mA	
Output voltage	V_{OH}	$I_{OUT} = -5.0 \text{ mA}$	2.4	_	2.4	_	V	
Output voltage	V_{OL}	$I_{OUT} = 4.2 \text{ mA}$	-	0.4	_	0.4	V	
CAS before RAS refresh current	I _{CC6}	\overline{RAS} , \overline{CAS} cycling, $t_{RC} = min$	_	110	-	100	mA	
Self refresh current	I _{CC7}	$\label{eq:RAS} \begin{split} \overline{RAS} &= \overline{UCAS} = \overline{LCAS} \leq 0.2 \text{V}, \\ \overline{WE} &= \overline{OE} \geq \text{V}_{CC} - 0.2 \text{V}, \\ \text{all other inputs at } 0.2 \text{V or} \\ \text{V}_{CC} &= 0.2 \text{V} \end{split}$	-	0.6	-	0.6	mA	



AC parameters common to all waveforms

		-50		-60			
Symbol	Parameter	Min	Max	Min	Max	Unit	Notes
t _{RC}	Random read or write cycle time	80	_	100	_	ns	
t _{RP}	RAS precharge time	30	-	40	_	ns	
t _{RAS}	RAS pulse width	50	10K	60	10K	ns	
t _{CAS}	CAS pulse width	8	10K	10	10K	ns	
t _{RCD}	RAS to CAS delay time	15	35	15	43	ns	6
t _{RAD}	RAS to column address delay time	12	25	12	30	ns	7
t _{RSH}	CAS to RAS hold time	10	-	10	_	ns	
t _{CSH}	RAS to CAS hold time	40	-	50	_	ns	
t _{CRP}	CAS to RAS precharge time	5	-	5	_	ns	
t _{ASR}	Row address setup time	0	_	0	_	ns	
t _{RAH}	Row address hold time	8	_	10	_	ns	
t_{T}	Transition time (rise and fall)	1	50	1	50	ns	4,5
t _{REF}	Refresh period	-	32/64	_	32/64	ms	17/16
t _{CP}	CAS precharge time	8	-	10	_	ns	
t _{RAL}	Column address to RAS lead time	25	-	30	_	ns	
t _{ASC}	Column address setup time	0	-	0	_	ns	
t _{CAH}	Column address hold time	8		10	_	ns	

Read cycle

		-50		-6	50		
Symbol	Parameter	Min	Max	Min	Max	Unit	Notes
t _{RAC}	Access time from RAS	-	50	_	60	ns	6
t _{CAC}	Access time from CAS	-	12	_	15	ns	6,13
t _{AA}	Access time from address	_	25	_	30	ns	7,13
t _{RCS}	Read command setup time	0	-	0	-	ns	
t _{RCH}	Read command hold time to CAS	0	_	0	_	ns	9
t _{RRH}	Read command hold time to RAS	0	_	0	_	ns	9

P. 6 of 16



Write cycle

		-50		-60			
Symbol	Parameter	Min	Max	Min	Max	Unit	Notes
t _{WCS}	Write command setup time	0	-	0	_	ns	11
t _{WCH}	Write command hold time	10	_	10	-	ns	11
t _{WP}	Write command pulse width	10	-	10	_	ns	
t _{RWL}	Write command to RAS lead time	10	-	10	_	ns	
t _{CWL}	Write command to CAS lead time	8	-	10	_	ns	
t _{DS}	Data-in setup time	0	-	0	_	ns	12
t _{DH}	Data-in hold time	8	-	10	-	ns	12

Read-modify-write cycle

		-50		-60			
Symbol	Parameter	Min	Max	Min	Max	Unit	Notes
t _{RWC}	Read-write cycle time	113	-	135	-	ns	
t _{RWD}	RAS to WE delay time	67	-	77	-	ns	11
t_{CWD}	CAS to WE delay time	32		35	-	ns	11
t _{AWD}	Column address to WE delay time	42	-	47	_	ns	11

Refresh cycle

		-50		-60			
Symbol	Parameter	Min	Max	Min	Max	Unit	Notes
t _{CSR}	$\overline{\text{CAS}}$ setup time ($\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$)	5	-	5	_	ns	3
t _{CHR}	$\overline{\text{CAS}}$ hold time ($\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$)	8	-	10	_	ns	3
t _{RPC}	RAS precharge to CAS hold time	0	-	0	_	ns	
t _{CPT}	CAS precharge time (CBR counter test)	10		10	-	ns	



Fast page mode cycle

		-50		-60			
Symbol	Parameter	Min	Max	Min	Max	Unit	Notes
t _{CPA}	Access time from CAS precharge	_	28	_	35		13
t _{RASP}	RAS pulse width	50	100K	60	100K		
t _{PC}	Read-write cycle time	30	_	35	_		
t _{CP}	CAS precharge time (fast page)	10	_	10	-		
t _{PCM}	Fast page mode RMW cycle	80	_	85	-		
t _{CRW}	Page mode CAS pulse width (RMW)	12	_	15	_		

Output enable

		-50		-60			
Symbol	Parameter	Min	Max	Min	Max	Unit	Notes
t _{CLZ}	CAS to output in Low Z	0	_	0	-	ns	8
t _{ROH}	\overline{RAS} hold time referenced to \overline{OE}	8	_	10	ı	ns	
t _{OEA}	OE access time	_	13	_	15	ns	
t _{OED}	OE to data delay	13	_	15	ı	ns	
t _{OEZ}	Output buffer turnoff delay from $\overline{\text{OE}}$	0	13	0	15	ns	8
t _{OEH}	OE command hold time	10	_	10	ı	ns	
t _{OLZ}	OE to output in Low Z	0	_	0	_	ns	
t _{OFF}	Output buffer turn-off time	0	13	0	15	ns	8,10

Self refresh cycle

Std		-5	-50		-60		
Symbol	Parameter	Min	Max	Min	Max	Unit	Notes
t _{RASS}	RAS pulse width (CBR self refresh)	100	_	100	_	μs	
t _{RPS}	RAS precharge time (CBR self refresh)	90	_	105	_	ns	
t _{CHS}	CAS hold time (CBR self refresh)	8	_	10	_	ns	



Notes

- 1 I_{CC1} , I_{CC3} , I_{CC4} , and I_{CC6} are dependent on frequency.
- 2 I_{CC1} and I_{CC4} depend on output loading. Specified values are obtained with the output open.
- 3 An initial pause of 200 µs is required after power-up followed by any 8 RAS cycles before proper device operation is achieved. In the case of an internal refresh counter, a minimum of 8 CAS-before-RAS initialization cycles instead of 8 RAS cycles are required. 8 initialization cycles are required after extended periods of bias without clocks (greater than 8 ms).
- 4 AC Characteristics assume $t_T = 2$ ns. All AC parameters are measured with a load equivalent to two TTL loads and 100 pF, V_{IL} (min) \geq GND and V_{IH} (max) \leq V_{CC} .
- 5 V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL}
- 6 Operation within the t_{RCD} (max) limit insures that t_{RAC} (max) can be met. t_{RCD} (max) is specified as a reference point only. If t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC} .
- 7 Operation within the t_{RAD} (max) limit insures that t_{RAC} (max) can be met. t_{RAD} (max) is specified as a reference point only. If t_{RAD} is greater than the specified t_{RAD} (max) limit, then access time is controlled exclusively by t_{AA} .
- 8 Assumes three state test load (5 pF and a 380 Ω Thevenin equivalent).
- 9 Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
- 10 t_{OFF} (max) defines the time at which the output achieves the open circuit condition; it is not referenced to output voltage levels. t_{OFF} is referenced from rising edge of RAS or CAS, whichever occurs last.
- 11 t_{WCS} , t_{WCH} , t_{RWD} t_{CWD} and t_{AWD} are not restrictive operating parameters. They are included in the datasheet as electrical characteristics only. If $t_{WS} \ge t_{WS}$ (min) and $t_{WH} \ge t_{WH}$ (min), the cycle is an early write cycle and data out pins will remain open circuit, high impedance, throughout the cycle. If $t_{RWD} \ge t_{RWD}$ (min), $t_{CWD} \ge t_{CWD}$ (min) and $t_{AWD} \ge t_{AWD}$ (min), the cycle is a read-write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is satisfied, the condition of the data out at access time is indeterminate.
- 12 These parameters are referenced to CAS leading edge in early write cycles and to WE leading edge in read-write cycles.
- 13 Access time is determined by the longest of t_{CAA} or t_{CAC} or t_{CPA}
- 14 $t_{ASC} \ge t_{CP}$ to achieve t_{PC} (min) and t_{CPA} (max) values.
- 15 These parameters are sampled and not 100% tested.
- 16 These characteristics apply to 4C4M4FOQ 5V devices.
- 17 These characteristics apply to AS4C4M4F1Q 5V devices.

AC test conditions

- Access times are measured with output reference levels of $V_{\rm OH}$ = 2.4V and $V_{\rm OL}$ = 0.4V,
 - $V_{IH} = 2.4V$ and $V_{IL} = 0.8V$
- Input rise and fall times: 2 ns




Figure A: Equivalent output load (AS4C4M4F0/AS4C4M4F1)





Figure B: Equivalent output load (AS4C4M4F0/AS4C4M4F1)

Key to switching waveforms


Rising input Falling input Undefined output/don't care




Read waveform



Early write waveform








 $t_{\rm OED}$

Read-modify-write waveform


ŌĒ

DQ






Fast page mode read waveform




Fast page mode byte write waveform






Fast page mode early write waveform




\overline{CAS} before \overline{RAS} refresh waveform

 $\overline{WE} = V_{IH}$




\overline{RAS} only refresh waveform

 $\overline{WE} = \overline{OE} = V_{IH} \ or \ V_{IL}$






Hidden refresh waveform (read)




Hidden refresh waveform (write)






\overline{CAS} before \overline{RAS} refresh counter test waveform





CAS-before-RAS self refresh cycle



Capacitance 15

f = 1 MHz, $T_a = Room$ temperature

Parameter	Symbol	Signals	Test conditions	Max	Unit
I	C _{IN1}	A0 to A9	$V_{\rm in} = 0V$	5	pF
Input capacitance	C _{IN2}	RAS, UCAS, LCAS, WE, OE	$V_{\rm in} = 0V$	7	pF
DQ capacitance	C_{DQ}	DQ0 to DQ15	$V_{\rm in} = V_{\rm out} = 0V$	7	pF

4C4M4FOQ ordering information

Package \ RAS access time		50 ns	60 ns
Plastic SOJ, 300 mil, 24/26-pin	5V	4C4M4FOQ-50JC	4C4M4FOQ-60JC
Plastic TSOP, 300 mil, 24/26-pin	3.3V	4C4M4FOQ-50TC	4C4M4FOQ-60TC

AS4C4M4F1Q ordering information

Package \ \(\overline{RAS} \) access time		50 ns	60 ns
Plastic SOJ, 300 mil, 24/26-pin	5V	AS4C4M4F1Q-50JC	AS4C4M4F1Q-60JC
Plastic TSOP, 300 mil, 24/26-pin	3.3V	AS4C4M4F1Q-50TC	AS4C4M4F1Q-60TC

4C4M4FOQ family part numbering system

AS4	С	4M4	E0	–XX	X	С
DRAM prefix	C = 5V CMOS LC = 3.3V CMOS	14M×4	E0=4K refresh E1=2K refresh		II = SOI 300 mil 24/26	Commercial temperature range, 0°C to 70 °C

4/11/01; v.1.0

Alliance Semiconductor

P. 15 of 16

© Copyright Alliance Semiconductor Corporation. All rights reserved. Our three-point logo, our name and Intelliwatt are trademarks or registered trademarks of Alliance. All other brand and product names may be the trademarks of their respective companies. Alliance reserves the right to make changes to this document and its products at any time without notice. He right to change or correct this data at any time, without notice. If the product described herein is under development, significant changes to these specifications are possible. The information in this product data sheet is intended to be general descriptive information for potential customers and users, and is not intended to operate as, or provide, any guarantee or warrantee to any user or customer. Alliance does not assume any responsibility or liability arising out of the application or use of any product described herein, and disclaims any express or implied warranties related to the sale and/or use of Alliance products including liability or warranties related to fitness for a particular purpose, merchantability, or infringement of any intellectual property rights, except as express agreed to in Alliance's Terms and Conditions of Sale (which are available from Alliance). All sales of Alliance products are made exclusively according to Alliance's Terms and Conditions of Sale. The purchase of products from Alliance does not convey a license under any patent rights, copyrights, mask works rights, trademarks, or any other intellectual property rights of Alliance or third parties. Alliance does not authorize its products from sea critical components in life-supporting systems where a malfunction or failure may reasonably be expected to result in significant injury to the user, and the inclusion of Alliance against all claims arising from such use.

