


## 2.25 MHz 300 mA Step Down Converter in 2x2SON/TSOT23 Package

### FEATURES

- High Efficiency Step Down Converter
- Output Current up to 300 mA
- $V_{IN}$  Range From 2 V to 6 V for Li-Ion Batteries With Extended Voltage Range
- 2.25 MHz Fixed Frequency Operation
- Power Save Mode at Light Load Currents
- Output Voltage Accuracy in PWM Mode  $\pm 1.5\%$
- Adjustable Output Voltage from 0.6 V to  $V_{IN}$
- Typical 15  $\mu A$  Quiescent Current
- 100% Duty Cycle for Lowest Dropout
- Available in a TSOT23 and  $2 \times 2 \times 0.8$  mm SON
- Allows < 1 mm Solution Height

### APPLICATIONS

- Bluetooth™ Headset
- Cell Phones, Smart-phones
- WLAN
- PDAs, Pocket PCs
- Low Power DSP Supply
- Portable Media Players
- Digital Cameras



### DESCRIPTION


The TPS62240 device is a high efficient synchronous step down dc-dc converter optimized for battery powered portable applications. It provides up to 300 mA output current from a single Li-Ion cell and is ideal to power portable applications like mobile phones and other portable equipment..

With an input voltage range of 2 V to 6 V, the device supports applications powered by Li-Ion batteries with extended voltage range, two and three cell alkaline, 3.3 V and 5 V input voltage rails.

The TPS62240 operates at 2.25 MHz fixed switching frequency and enters Power Save Mode operation at light load currents to maintain high efficiency over the entire load current range.

The Power Save Mode is optimized for low output voltage ripple. For low noise applications, the device can be forced into fixed frequency PWM mode by pulling the MODE pin high. In the shutdown mode, the current consumption is reduced to less than 1  $\mu A$ . TPS62240 allows the use of small inductors and capacitors to achieve a small solution size.

The TPS62240 is available in a TSOT23 5 pin and  $2 \times 2$  6 pin SON package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Bluetooth is a trademark of Bluetooth SIG, Inc..



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## ORDERING INFORMATION

| T <sub>A</sub> | PART NUMBER <sup>(1)</sup> | OUTPUT VOLTAGE <sup>(2)</sup> | PACKAGE <sup>(3)</sup> | PACKAGE DESIGNATOR | ORDERING    | PACKAGE MARKING |
|----------------|----------------------------|-------------------------------|------------------------|--------------------|-------------|-----------------|
| –40°C to 85°C  | TPS62240                   | adjustable                    | TSOT23-5               | DDC                | TPS62240DDC | BYO             |
|                | TPS62240                   | adjustable                    | SON 2x2 -6             | DRV                | TPS62240DRV | BYJ             |
|                | TPS62243                   | 1.8V fixed output voltage     | SON 2x2 -6             | DRV                | TPS62243DRV | CBQ             |

- (1) The DDC (TSOT-23-5) and DRV (SON2x2) package are available in tape on reel. Add R suffix to order quantities of 3000 parts per reel.  
 (2) Contact TI for other fixed output voltage options.  
 (3) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at [www.ti.com](http://www.ti.com).

## ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

|                           |  | VALUE                            | UNIT |
|---------------------------|--|----------------------------------|------|
| V <sub>I</sub>            | Input voltage range <sup>(2)</sup>     | –0.3 to 7                        | V    |
|                           | Voltage range at EN, MODE              | –0.3 to V <sub>IN</sub> +0.3, ≤7 | V    |
|                           | Voltage on SW                          | –0.3 to 7                        | V    |
|                           | Peak output current                    | Internally limited               | A    |
| ESD rating <sup>(3)</sup> | HBM Human body model                   | 2                                | kV   |
|                           | CDM Charge device model                | 1                                |      |
|                           | Machine model                          | 200                              | V    |
| T <sub>J</sub>            | Maximum operating junction temperature | –40 to 125                       | °C   |
| T <sub>stg</sub>          | Storage temperature range              | –65 to 150                       | °C   |

- (1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute–maximum–rated conditions for extended periods may affect device reliability.  
 (2) All voltage values are with respect to network ground terminal.  
 (3) The human body model is a 100-pF capacitor discharged through a 1.5 kΩ resistor into each pin. The machine model is a 200-pF capacitor discharged directly into each pin.

## DISSIPATION RATINGS

| PACKAGE | R <sub>θJA</sub> | POWER RATING<br>FOR T <sub>A</sub> ≤ 25°C | DERATING FACTOR<br>ABOVE T <sub>A</sub> = 25°C |
|---------|------------------|---|--|
| DDC     | 250°C/W          | 400 mW                                    | 4 mW/°C  |
| DRV     | 76°C/W           | 1300 mW                                   | 13 mW/°C                                       |

## RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range (unless otherwise noted)

|                | MIN   | NOM | MAX             | UNIT |
|----------------|---|-----|-----------------|------|
| V <sub>I</sub> | Supply voltage, V <sub>IN</sub>             | 2   | 6               | V    |
|                | Output voltage range for adjustable voltage | 0.6 | V <sub>IN</sub> | V    |
| T <sub>A</sub> | Operating ambient temperature               | –40 | 85              | °C   |
| T <sub>J</sub> | Operating junction temperature              | –40 | 125             | °C   |

## ELECTRICAL CHARACTERISTICS

Over full operating ambient temperature range, typical values are at  $T_A = 25^\circ\text{C}$ . Unless otherwise noted, specifications apply for condition  $V_{IN} = EN = 3.6\text{V}$ . External components  $C_{IN} = 4.7\mu\text{F}$  0603,  $C_{OUT} = 10\mu\text{F}$  0603,  $L = 2.2\mu\text{H}$ , refer to parameter measurement information.


| PARAMETER             |   | TEST CONDITIONS  | MIN   | TYP  | MAX             | UNIT |
|-----------------------|---|--|-------|------|-----------------|------|
| SUPPLY                |   |  |       |      |                 |      |
| V <sub>IN</sub>       | Input voltage range                                 |  | 2     |      | 6               | V    |
| I <sub>OUT</sub>      | Output current                                      | 2.3 V ≤ V <sub>IN</sub> ≤ 6 V  |       |      | 300             | mA   |
|                       |   | 2 V ≤ V <sub>IN</sub> ≤ 2.3 V  |       |      | 150             |      |
| I <sub>Q</sub>        | Operating quiescent current                         | I <sub>OUT</sub> = 0 mA. PFM mode enabled (MODE = GND) device not switching  |       | 15   |                 | μA   |
|                       |   | I <sub>OUT</sub> = 0 mA. PFM mode enabled (MODE = GND) device switching, V <sub>OUT</sub> = 1.8 V, <sup>(1)</sup>  |       | 18.5 |                 |      |
|                       |   | I <sub>OUT</sub> = 0 mA, switching with no load (MODE = V <sub>IN</sub> ), PWM operation , V <sub>OUT</sub> = 1.8 V, V <sub>IN</sub> = 3 V                     |       | 3.8  |                 | mA   |
| I <sub>SD</sub>       | Shutdown current                                    | EN = GND   |       | 0.1  | 1               | μA   |
| UVLO                  | Undervoltage lockout threshold                      | Falling  |       | 1.85 |                 | V    |
|                       |   | Rising   |       | 1.95 |                 |      |
| ENABLE, MODE          |   |  |       |      |                 |      |
| V <sub>IH</sub>       | High level input voltage, EN, MODE                  | 2 V ≤ V <sub>IN</sub> ≤ 6 V  | 1     |      | V <sub>IN</sub> | V    |
| V <sub>IL</sub>       | Low level input voltage, EN, MODE                   | 2 V ≤ V <sub>IN</sub> ≤ 6 V  | 0     |      | 0.4             | V    |
| I <sub>IN</sub>       | Input bias current, EN, MODE                        | EN, MODE = GND or VIN  |       | 0.01 | 1               | μA   |
| POWER SWITCH          |   |  |       |      |                 |      |
| R <sub>DS(on)</sub>   | High side MOSFET on-resistance                      | V <sub>IN</sub> = V <sub>GS</sub> = 3.6 V, T <sub>A</sub> = 25°C   |       | 240  | 480             | mΩ   |
|                       | Low side MOSFET on-resistance                       |  |       | 180  | 380             |      |
| I <sub>LIMF</sub>     | Forward current limit MOSFET high-side and low side | V <sub>IN</sub> = V <sub>GS</sub> = 3.6 V  | 0.56  | 0.7  | 0.84            | A    |
| TSD                   | Thermal shutdown                                    | Increasing junction temperature  |       | 140  |                 | °C   |
|                       | Thermal shutdown hysteresis                         | Decreasing junction temperature  |       | 20   |                 | °C   |
| OSCILLATOR            |   |  |       |      |                 |      |
| f <sub>SW</sub>       | Oscillator frequency                                | 2 V ≤ V <sub>IN</sub> ≤ 6 V  | 2     | 2.25 | 2.5             | MHz  |
| OUTPUT                |   |  |       |      |                 |      |
| V <sub>OUT</sub>      | Adjustable output voltage range                     |  | 0.6   |      | V <sub>IN</sub> | V    |
| V <sub>ref</sub>      | Reference Voltage                                   |  |       | 600  |                 | mV   |
| V <sub>FB</sub>       | Feedback voltage                                    | MODE = V <sub>IN</sub> , PWM operation, 2 V ≤ V <sub>IN</sub> ≤ 6 V, inj fixed output voltage versions V <sub>FB</sub> = V <sub>OUT</sub> , See <sup>(2)</sup> | -1.5% | 0%   | 1.5%            |      |
|                       | Feedback voltage PFM mode                           | MODE = GND, device in PFM mode   |       | 0%   |                 |      |
|                       | Load regulation                                     |  |       | -0.5 |                 |      |
| t <sub>Start Up</sub> | Start-up Time                                       | Time from active EN to reach 95% of V <sub>OUT</sub> nominal   |       | 500  |                 | μs   |
| t <sub>Ramp</sub>     | V <sub>OUT</sub> ramp UP time                       | Time to ramp from 5% to 95% of V <sub>OUT</sub>  |       | 250  |                 | μs   |
| I <sub>lkg</sub>      | Leakage current into SW pin                         | V <sub>IN</sub> = 3.6 V, V <sub>IN</sub> = V <sub>OUT</sub> = V <sub>SW</sub> , EN = GND, <sup>(3)</sup>   |       | 0.1  | 1               | μA   |

(1) See the parameter measurement information.

(2) for  $V_{IN} = V_O + 0.6$

(3) In fixed output voltage versions, the internal resistor divider network is disconnected from FB pin.


**PIN ASSIGNMENTS**




**TERMINAL FUNCTIONS**

| TERMINAL        |           |              | I/O | DESCRIPTION   |
|-----------------|-----------|--------------|-----|---|
| NAME            | NO. (SON) | NO. TSTO23-5 |     |   |
| V <sub>IN</sub> | 5         | 1            | PWR | V <sub>IN</sub> power supply pin.   |
| GND             | 6         | 2            | PWR | GND supply pin  |
| EN              | 4         | 3            | I   | This is the enable pin of the device. Pulling this pin to low forces the device into shutdown mode. Pulling this pin to high enables the device. This pin must be terminated.   |
| SW              | 1         | 4            | OUT | This is the switch pin and is connected to the internal MOSFET switches. Connect the inductor to this terminal.   |
| FB              | 3         | 5            | I   | Feedback Pin for the internal regulation loop. Connect the external resistor divider to this pin. In case of fixed output voltage option, connect this pin directly to the output capacitor.  |
| MODE            | 2         |              | I   | This pin is only available at SON package option. MODE pin = high forces the device to operate in fixed frequency PWM mode. MODE pin = low enables the Power Save Mode with automatic transition from PFM mode to fixed frequency PWM mode. |

**FUNCTIONAL BLOCK DIAGRAM**



## PARAMETER MEASUREMENT INFORMATION



L: LPS3015 2.2  $\mu$ H, 110  $\mu\Omega$   
 $C_{IN}$  GRM188R60J475K 4.7  $\mu$ F Murata 0603 size  
 $C_{OUT}$  GRM188R60J106M 10  $\mu$ F Murata 0603 size

## TYPICAL CHARACTERISTICS

Table of Graphs

|   |   | FIGURE                    |
|---|---|---------------------------|
| Efficiency                              | vs Output current, Power Save Mode  | <a href="#">Figure 1</a>  |
|   | vs Output current, Forced PWM Mode  | <a href="#">Figure 2</a>  |
|   | vs Output current   | <a href="#">Figure 3</a>  |
|   | vs Output current   | <a href="#">Figure 4</a>  |
| Output voltage accuracy                 | vs Output current, $T_A = 25^\circ\text{C}$ , Mode = GND  | <a href="#">Figure 5</a>  |
|   | vs Output current, $T_A = -40^\circ\text{C}$ , Mode = GND   | <a href="#">Figure 6</a>  |
|   | vs Output current, $T_A = 85^\circ\text{C}$ , Mode = GND  | <a href="#">Figure 7</a>  |
|   | vs Output current, $T_A = 25^\circ\text{C}$ , Mode = $V_I$  | <a href="#">Figure 8</a>  |
|   | vs Output current, $T_A = 85^\circ\text{C}$ , Mode = GND  | <a href="#">Figure 9</a>  |
|   | vs Output current, $T_A = -40^\circ\text{C}$ , Mode = $V_I$   | <a href="#">Figure 10</a> |
| Startup timing                          |   | <a href="#">Figure 11</a> |
| Typical operation                       | PWM Mode with $V_O = 1.8\text{V}$   | <a href="#">Figure 12</a> |
|   | PFM Mode with $V_O = 1.8\text{V}$   | <a href="#">Figure 13</a> |
|   | PFM Mode Ripple   | <a href="#">Figure 14</a> |
| PFM load transient                      | 1 mA to 50 mA with $V_O = 1.8\text{V}$  | <a href="#">Figure 15</a> |
|   | 20 mA to 200 mA with $V_O = 1.8\text{V}$  | <a href="#">Figure 16</a> |
|   | 50 mA to 200 mA with $V_O = 1.8\text{V}$  | <a href="#">Figure 17</a> |
| PFM line transient                      | $I_O = 50\text{ mA}$ , 3.6V to 4.2V   | <a href="#">Figure 18</a> |
|   | $I_O = 250\text{ mA}$ , 3.6V to 4.2V  | <a href="#">Figure 19</a> |
| Mode transition                         | PFM to PWM  | <a href="#">Figure 20</a> |
|   | PWM to PFM  | <a href="#">Figure 21</a> |
| Shutdown Current into VIN               | vs Input Voltage, ( $T_A = 85^\circ\text{C}$ , $T_A = 25^\circ\text{C}$ , $T_A = -40^\circ\text{C}$ ) | <a href="#">Figure 22</a> |
| Quiescent Current                       | vs Input Voltage, ( $T_A = 85^\circ\text{C}$ , $T_A = 25^\circ\text{C}$ , $T_A = -40^\circ\text{C}$ ) | <a href="#">Figure 23</a> |
| Static Drain-Source On-State Resistance | vs Input Voltage, ( $T_A = 85^\circ\text{C}$ , $T_A = 25^\circ\text{C}$ , $T_A = -40^\circ\text{C}$ ) | <a href="#">Figure 24</a> |
|   |   | <a href="#">Figure 25</a> |




Figure 1.




Figure 2.




Figure 3.




Figure 4.




Figure 5.




Figure 6.




Figure 7.




Figure 8.




Figure 9.




Figure 10.




Figure 11.





Figure 12.




**TYPICAL OPERATION  
vs  
PFM MODE**



Time Base - 10μs/Div

**Figure 13.**


**PFM MODE RIPPLE**



Time Base - 2μs/Div

**Figure 14.**


**PFM LOAD TRANSIENT**



Time Base - 100μs/Div

**Figure 15.**


**PFM LOAD TRANSIENT**



Time base - 40μs/Div


**Figure 16.**

**PFM LOAD TRANSIENT**




**Figure 17.**

**PFM LINE TRANSIENT**




**Figure 18.**

**PFM LINE TRANSIENT**



**Figure 19.**

**MODE TRANSITION  
PFM to PWM**



**Figure 20.**




Figure 21.




Figure 22.




Figure 23.




Figure 24.




Figure 25.

---

## DETAILED DESCRIPTION

### OPERATION

The TPS62240 step down converter operates with typically 2.25MHz fixed frequency pulse width modulation (PWM) at moderate to heavy load currents. At light load currents, the converter can automatically enter Power Save Mode and operates then in PFM mode.

During PWM operation, the converter use a unique fast response voltage mode control scheme with input voltage feed-forward to achieve good line and load regulation allowing the use of small ceramic input and output capacitors. At the beginning of each clock cycle initiated by the clock signal, the High Side MOSFET switch is turned on. The current flows now from the input capacitor via the High Side MOSFET switch through the inductor to the output capacitor and load. During this phase, the current ramps up until the PWM comparator trips and the control logic will turn off the switch. The current limit comparator will also turn off the switch if the current limit of the High Side MOSFET switch is exceeded. After a dead time preventing shoot through current, the Low Side MOSFET rectifier is turned on and the inductor current will ramp down. The current flows now from the inductor to the output capacitor and to the load. It returns back to the inductor through the Low Side MOSFET rectifier.

The next cycle is initiated by the clock signal again turning off the Low Side MOSFET rectifier and turning on the on the High Side MOSFET switch.

### POWER SAVE MODE

The Power Save Mode is enabled with MODE Pin set to low level. If the load current decreases, the converter will enter Power Save Mode operation automatically. During Power Save Mode, the converter skips switching and operates with reduced frequency in PFM mode with a minimum quiescent current to maintain high efficiency.

The transition from PWM mode to PFM mode occurs once the inductor current in the Low Side MOSFET switch becomes zero, which indicates discontinuous conduction mode.


During the Power Save Mode, the output voltage is monitored with a PFM comparator. As the output voltage falls below the PFM comparator threshold of  $V_{OUT}$  nominal, the device starts a PFM current pulse. The High Side MOSFET switch will turn on, and the inductor current ramps up. After the On-time expires, the switch is turned off and the Low Side MOSFET switch is turned on until the inductor current becomes zero.

The converter effectively delivers a current to the output capacitor and the load. If the load is below the delivered current, the output voltage will rise. If the output voltage is equal or higher than the PFM comparator threshold, the device stops switching and enters a sleep mode with typical 15- $\mu$ A current consumption.

If the output voltage is still below the PFM comparator threshold, a sequence of further PFM current pulses are generated until the PFM comparator threshold is reached. The converter starts switching again once the output voltage drops below the PFM comparator threshold.

With a fast single threshold comparator, the output voltage ripple during PFM mode operation can be kept small. The PFM Pulse is time controlled, which allows to modify the charge transferred to the output capacitor by the value of the inductor. The resulting PFM output voltage ripple and PFM frequency depend in first order on the size of the output capacitor and the inductor value. Increasing output capacitor values and inductor values will minimize the output ripple. The PFM frequency decreases with smaller inductor values and increases with larger values.

The PFM mode is left and PWM mode entered in case the output current can not longer be supported in PFM mode. The Power Save Mode can be disabled through the MODE pin set to high. The converter will then operate in fixed frequency PWM mode.

**DETAILED DESCRIPTION (continued)****Figure 26. Power Save Mode****100% Duty Cycle Low Dropout Operation**

The device starts to enter 100% duty cycle mode once the input voltage comes close to the nominal output voltage. In order to maintain the output voltage, the High Side MOSFET switch is turned on 100% for one or more cycles.

With further decreasing  $V_{IN}$  the High Side MOSFET switch is turned on completely. In this case the converter offers a low input-to-output voltage difference. This is particularly useful in battery-powered applications to achieve longest operation time by taking full advantage of the whole battery voltage range.

The minimum input voltage to maintain regulation depends on the load current and output voltage, and can be calculated as:

$$V_{INmin} = V_{Omax} + I_{Omax} \times (R_{DS(on)}max + R_L)$$

With:

$I_{Omax}$  = maximum output current plus inductor ripple current

$R_{DS(on)}max$  = maximum P-channel switch  $R_{DS(on)}$ .

$R_L$  = DC resistance of the inductor

$V_{Omax}$  = nominal output voltage plus maximum output voltage tolerance

**UNDERVOLTAGE LOCKOUT**

The undervoltage lockout circuit prevents the device from malfunctioning at low input voltages and from excessive discharge of the battery and disables the output stage of the converter. The under-voltage lockout threshold is typically 1.85V with falling  $V_{IN}$ .

**MODE SELECTION**

The MODE pin allows mode selection between forced PWM mode and Power Save Mode.

Connecting this pin to GND enables the Power Save Mode with automatic transition between PWM and PFM mode. Pulling the MODE pin high forces the converter to operate in fixed frequency PWM mode even at light load currents. This allows simple filtering of the switching frequency for noise sensitive applications. In this mode, the efficiency is lower compared to the Power Save Mode during light loads.

The condition of the MODE pin can be changed during operation and allows efficient power management by adjusting the operation mode of the converter to the specific system requirements.

**ENABLE**

The device is enabled setting EN pin to high. During the start up time  $t_{Start Up}$  the internal circuits are settled and the soft start circuit is activated. The EN input can be used to control power sequencing in a system with various dc/dc converters. The EN pin can be connected to the output of another converter, to drive the EN pin high and getting a sequencing of supply rails. With EN pin = GND, the device enters shutdown mode in which all circuits are disabled. In fixed output voltage versions, the internal resistor divider network is then disconnected from FB pin.

---

**DETAILED DESCRIPTION (continued)****SOFT START**

The TPS62240 has an internal soft start circuit that controls the ramp up of the output voltage. The output voltage ramps up from 5% to 95% of its nominal value within typical 250 $\mu$ s. This limits the inrush current in the converter during ramp up and prevents possible input voltage drops when a battery or high impedance power source is used. The soft start circuit is enabled within the start up time  $t_{\text{Start up}}$ .

**SHORT-CIRCUIT PROTECTION**

The High Side and Low Side MOSFET switches are short-circuit protected with maximum switch current =  $I_{\text{LIMF}}$ . The current in the switches is monitored by current limit comparators. Once the current in the High Side MOSFET switch exceeds the threshold of its current limit comparator, it turns off and the Low Side MOSFET switch is activated to ramp down the current in the inductor and High Side MOSFET switch. The High Side MOSFET switch can only turn on again, once the current in the Low Side MOSFET switch has decreased below the threshold of its current limit comparator.

**THERMAL SHUTDOWN**

As soon as the junction temperature,  $T_J$ , exceeds 140°C (typical) the device goes into thermal shutdown. In this mode, the High Side and Low Side MOSFETs are turned-off. The device continues its operation when the junction temperature falls below the thermal shutdown hysteresis.

## APPLICATION INFORMATION




Figure 27. TPS62240DRV Adjustable 1.2 V




Figure 28. TPS62240DRV 1.8 V




Figure 29. TPS62240DRV 1.8 V Low Ripple



## APPLICATION INFORMATION (continued)




Figure 30. TPS62243 Fixed 1.8 V

### OUTPUT VOLTAGE SETTING

The output voltage can be calculated to:

$$V_{OUT} = V_{REF} \times \left(1 + \frac{R_1}{R_2}\right) \text{ with an internal reference voltage } V_{REF} \text{ typical } 0.6 \text{ V.}$$

To minimize the current through the feedback divider network,  $R_2$  should be 180 k $\Omega$  or 360 k $\Omega$ . The sum of  $R_1$  and  $R_2$  should not exceed ~1M $\Omega$ , to keep the network robust against noise.

An external feed forward capacitor  $C_1$  is required for optimum load transient response. The value of  $C_1$  should be in the range between 22pF and 33pF.

Route the FB line away from noise sources, such as the inductor or the SW line.

### OUTPUT FILTER DESIGN (INDUCTOR AND OUTPUT CAPACITOR)

The TPS62240 is designed to operate with inductors in the range of 1.5 $\mu$ H to 4.7 $\mu$ H and with output capacitors in the range of 4.7 $\mu$ F to 22 $\mu$ F. The part is optimized for operation with a 2.2 $\mu$ H inductor and 10 $\mu$ F output capacitor.

Larger or smaller inductor values can be used to optimize the performance of the device for specific operation conditions. For stable operation, the L and C values of the output filter may not fall below 1 $\mu$ H effective Inductance and 3.5 $\mu$ F effective capacitance. Selecting larger capacitors is less critical because the corner frequency of the L-C filter moves to lower frequencies with fewer stability problems.

#### Inductor Selection

The inductor value has a direct effect on the ripple current. The selected inductor has to be rated for its dc resistance and saturation current. The inductor ripple current ( $\Delta I_L$ ) decreases with higher inductance and increases with higher  $V_I$  or  $V_O$ .

The inductor selection has also impact on the output voltage ripple in PFM mode. Higher inductor values will lead to lower output voltage ripple and higher PFM frequency, lower inductor values will lead to a higher output voltage ripple but lower PFM frequency.

[Equation 1](#) calculates the maximum inductor current in PWM mode under static load conditions. The saturation current of the inductor should be rated higher than the maximum inductor current as calculated with [Equation 2](#). This is recommended because during heavy load transient the inductor current will rise above the calculated value.

$$\Delta I_L = V_{out} \times \frac{1 - \frac{V_{out}}{V_{in}}}{L \times f} \quad (1)$$

**APPLICATION INFORMATION (continued)**

$$I_{Lmax} = I_{outmax} + \frac{\Delta I_L}{2} \quad (2)$$

With:

f = Switching Frequency (2.25 MHz typical)

L = Inductor Value

$\Delta I_L$  = Peak to Peak inductor ripple current

$I_{Lmax}$  = Maximum Inductor current

A more conservative approach is to select the inductor current rating just for the maximum switch current limit  $I_{LIMF}$  of the converter.

Accepting larger values of ripple current allows the use of low inductance values, but results in higher output voltage ripple, greater core losses, and lower output current capability.

The total losses of the coil have a strong impact on the efficiency of the dc/dc conversion and consist of both the losses in the dc resistance ( $R_{DC}$ ) and the following frequency-dependent components:

- The losses in the core material (magnetic hysteresis loss, especially at high switching frequencies)
- Additional losses in the conductor from the skin effect (current displacement at high frequencies)
- Magnetic field losses of the neighboring windings (proximity effect)
- Radiation losses

**Table 1. List of Inductors**

| DIMENSIONS [mm <sup>3</sup> ] | Inductance $\mu$ H | INDUCTOR TYPE    | SUPPLIER       |
|-------------------------------|--------------------|------------------|----------------|
| 2.5 × 2.0 × 1.0               | 2.0                | MIPS2520D2R2     | FDK            |
| 2.5 × 2.0 × 1.2               | 2.0                | MIPSA2520D2R2    | FDK            |
| 2.5x2.0x1.0                   | 2.2                | KSLI-252010AG2R2 | Hitachi Metals |
| 2.5x2.0x1.2                   | 2.2                | LQM2HPN2R2MJ0L   | Murata         |
| 3 × 3 × 1.4                   | 2.2                | LPS3015          | Coilcraft      |

**Output Capacitor Selection**

The advanced fast-response voltage mode control scheme of the TPS62240 allows the use of tiny ceramic capacitors. Ceramic capacitors with low ESR values have the lowest output voltage ripple and are recommended. The output capacitor requires either an X7R or X5R dielectric. Y5V and Z5U dielectric capacitors, aside from their wide variation in capacitance over temperature, become resistive at high frequencies.

At nominal load current, the device operates in PWM mode and the RMS ripple current is calculated as:

$$I_{RMS Cout} = V_{out} \times \frac{1 - \frac{V_{out}}{V_{in}}}{L \times f} \times \frac{1}{2 \times \sqrt{3}} \quad (3)$$

At nominal load current, the device operates in PWM mode and the overall output voltage ripple is the sum of the voltage spike caused by the output capacitor ESR plus the voltage ripple caused by charging and discharging the output capacitor:

$$\Delta V_{out} = V_{out} \times \frac{1 - \frac{V_{out}}{V_{in}}}{L \times f} \times \left( \frac{1}{8 \times C_{out} \times f} + ESR \right) \quad (4)$$

At light load currents, the converter operates in Power Save Mode and the output voltage ripple is dependent on the output capacitor and inductor value. Larger output capacitor and inductor values minimize the voltage ripple in PFM mode and tighten dc output accuracy in PFM mode.

## Input Capacitor Selection

The buck converter has a natural pulsating input current; therefore, a low ESR input capacitor is required for best input voltage filtering, and minimizing the interference with other circuits caused by high input voltage spikes. For most applications, a 4.7- $\mu$ F to 10- $\mu$ F ceramic capacitor is recommended. Because ceramic capacitors lose up to 80% of its initial capacitance at 5V, it is recommended that a 10- $\mu$ F input capacitors be used for input voltages > 4.5V. The input capacitor can be increased without any limit for better input voltage filtering.

Take care when using only small ceramic input capacitors. When a ceramic capacitor is used at the input, and the power is being supplied through long wires, such as from a wall adapter, a load step at the output or VIN step on the input can induce ringing at the VIN pin. The ringing can couple to the output and be mistaken as loop instability or could even damage the part by exceeding the maximum ratings

**Table 2. List of Capacitors**

| CAPACITANCE | TYPE              | SIZE                             | SUPPLIER |
|-------------|-------------------|----------------------------------|----------|
| 4.7 $\mu$ F | GRM188R60J475K    | 0603: 1.6x0.8x0.8mm <sup>3</sup> | Murata   |
| 10 $\mu$ F  | GRM188R60J106M69D | 0603: 1.6x0.8x0.8mm <sup>3</sup> | Murata   |

## LAYOUT CONSIDERATIONS

As for all switching power supplies, the layout is an important step in the design. Proper function of the device demands careful attention to PCB layout. Care must be taken in board layout to get the specified performance. If the layout is not carefully done, the regulator could show poor line and/or load regulation, stability issues as well as EMI problems. It is critical to provide a low inductance, impedance ground path. Therefore, use wide and short traces for the main current paths. The input capacitor should be placed as close as possible to the IC pins as well as the inductor and output capacitor.

Connect the GND Pin of the device to the Power Pad of the PCB and use this Pad as a star point. Use a common Power GND node and a different node for the Signal GND to minimize the effects of ground noise. Connect these ground nodes together to the Power Pad (star point) underneath the IC. Keep the common path to the GND PIN, which returns the small signal components and the high current of the output capacitors as short as possible to avoid ground noise. The FB line should be connected right to the output capacitor and routed away from noisy components and traces (e.g., SW line).




Figure 31. Layout

**PACKAGING INFORMATION**

| Orderable Device | Status <sup>(1)</sup> | Package Type | Package Drawing | Pins | Package Qty | Eco Plan <sup>(2)</sup> | Lead/Ball Finish | MSL Peak Temp <sup>(3)</sup> |
|------------------|-----------------------|--------------|-----------------|------|-------------|-------------------------|------------------|------------------------------|
| TPS62240DDCR     | ACTIVE                | TO/SOT       | DDC             | 5    | 3000        | Green (RoHS & no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM           |
| TPS62240DDCRG4   | ACTIVE                | TO/SOT       | DDC             | 5    | 3000        | Green (RoHS & no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM           |
| TPS62240DDCT     | ACTIVE                | TO/SOT       | DDC             | 5    | 250         | Green (RoHS & no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM           |
| TPS62240DDCTG4   | ACTIVE                | TO/SOT       | DDC             | 5    | 250         | Green (RoHS & no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM           |
| TPS62240DRVR     | ACTIVE                | SON          | DRV             | 6    | 3000        | Green (RoHS & no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM           |
| TPS62240DRVRG4   | ACTIVE                | SON          | DRV             | 6    | 3000        | Green (RoHS & no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM           |
| TPS62240DRVVT    | ACTIVE                | SON          | DRV             | 6    | 250         | Green (RoHS & no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM           |
| TPS62240DRVVG4   | ACTIVE                | SON          | DRV             | 6    | 250         | Green (RoHS & no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM           |
| TPS62243DRVR     | ACTIVE                | SON          | DRV             | 6    | 3000        | Green (RoHS & no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM           |
| TPS62243DRVRG4   | ACTIVE                | SON          | DRV             | 6    | 3000        | Green (RoHS & no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM           |
| TPS62243DRVVT    | ACTIVE                | SON          | DRV             | 6    | 250         | Green (RoHS & no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM           |
| TPS62243DRVVG4   | ACTIVE                | SON          | DRV             | 6    | 250         | Green (RoHS & no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM           |

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.


**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




Carrier tape design is defined largely by the component length, width, and thickness.

|  |
|--|
| $A_0$ = Dimension designed to accommodate the component width.     |
| $B_0$ = Dimension designed to accommodate the component length.    |
| $K_0$ = Dimension designed to accommodate the component thickness. |
| $W$ = Overall width of the carrier tape.                           |
| $P$ = Pitch between successive cavity centers.                     |



## TAPE AND REEL INFORMATION


| Device       | Package | Pins | Site | Reel<br>Diameter<br>(mm) | Reel<br>Width<br>(mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1<br>(mm) | W<br>(mm) | Pin1<br>Quadrant |
|--------------|---------|------|------|--------------------------|-----------------------|---------|---------|---------|------------|-----------|------------------|
| TPS62240DDCR | DDC     | 5    | NSE  | 179                      | 8                     | 3.2     | 3.2     | 1.4     | 4          | 8         | Q3               |
| TPS62240DDCT | DDC     | 5    | MLA  | 179                      | 8                     | 3.2     | 3.2     | 1.4     | 4          | 8         | Q3               |
| TPS62240DDCT | DDC     | 5    | NSE  | 179                      | 8                     | 3.2     | 3.2     | 1.4     | 4          | 8         | Q3               |
| TPS62240DRVR | DRV     | 6    | NSE  | 179                      | 8                     | 2.2     | 2.2     | 1.2     | 4          | 8         | Q2               |
| TPS62240DRVT | DRV     | 6    | NSE  | 179                      | 8                     | 2.2     | 2.2     | 1.2     | 4          | 8         | Q2               |
| TPS62243DRVR | DRV     | 6    | NSE  | 179                      | 8                     | 2.2     | 2.2     | 1.2     | 4          | 8         | Q2               |
| TPS62243DRVT | DRV     | 6    | NSE  | 179                      | 8                     | 2.2     | 2.2     | 1.2     | 4          | 8         | Q2               |



## TAPE AND REEL BOX INFORMATION


| Device       | Package | Pins | Site | Length (mm) | Width (mm) | Height (mm) |
|--------------|---------|------|------|-------------|------------|-------------|
| TPS62240DDCR | DDC     | 5    | NSE  | 195.0       | 200.0      | 45.0        |
| TPS62240DDCT | DDC     | 5    | MLA  | 195.0       | 200.0      | 45.0        |
| TPS62240DDCT | DDC     | 5    | NSE  | 195.0       | 200.0      | 45.0        |
| TPS62240DRVR | DRV     | 6    | NSE  | 195.0       | 200.0      | 45.0        |
| TPS62240DRVT | DRV     | 6    | NSE  | 195.0       | 200.0      | 45.0        |
| TPS62243DRVR | DRV     | 6    | NSE  | 195.0       | 200.0      | 45.0        |
| TPS62243DRVT | DRV     | 6    | NSE  | 195.0       | 200.0      | 45.0        |





## DDC (R-PDSO-G5)


## PLASTIC SMALL-OUTLINE




- NOTES:
- All linear dimensions are in millimeters.
  - This drawing is subject to change without notice.
  - Body dimensions do not include mold flash or protrusion.
  - Falls within JEDEC MO-193 variation AB (5 pin).

**DRV (S-PDSO-N6)**

## PLASTIC SMALL OUTLINE



4206925/C 01/07


- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
  - B. This drawing is subject to change without notice.
  - C. Small Outline No-Lead (SON) package configuration.
  -  D. The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.

## THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB), the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to a ground plane or special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, Quad Flatpack No-Lead Logic Packages, Texas Instruments Literature No. SCBA017. This document is available at [www.ti.com](http://www.ti.com).

The exposed thermal pad dimensions for this package are shown in the following illustration.




Bottom View

NOTE: All linear dimensions are in millimeters

Exposed Thermal Pad Dimensions

# DRV (S-PDSO-N6)



- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Publication IPC-7351 is recommended for alternate designs.
  - D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN Packages, Texas Instruments Literature No. SCBA017, SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at [www.ti.com](http://www.ti.com) <<http://www.ti.com>>.
  - E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
  - F. Customers should contact their board fabrication site for solder mask tolerances.

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

| Products              |  | Applications       |  |
|-----------------------|--|--------------------|--|
| Amplifiers            | <a href="http://amplifier.ti.com">amplifier.ti.com</a>             | Audio              | <a href="http://www.ti.com/audio">www.ti.com/audio</a>                   |
| Data Converters       | <a href="http://dataconverter.ti.com">dataconverter.ti.com</a>     | Automotive         | <a href="http://www.ti.com/automotive">www.ti.com/automotive</a>         |
| DSP                   | <a href="http://dsp.ti.com">dsp.ti.com</a>                         | Broadband          | <a href="http://www.ti.com/broadband">www.ti.com/broadband</a>           |
| Interface             | <a href="http://interface.ti.com">interface.ti.com</a>             | Digital Control    | <a href="http://www.ti.com/digitalcontrol">www.ti.com/digitalcontrol</a> |
| Logic                 | <a href="http://logic.ti.com">logic.ti.com</a>                     | Military           | <a href="http://www.ti.com/military">www.ti.com/military</a>             |
| Power Mgmt            | <a href="http://power.ti.com">power.ti.com</a>                     | Optical Networking | <a href="http://www.ti.com/opticalnetwork">www.ti.com/opticalnetwork</a> |
| Microcontrollers      | <a href="http://microcontroller.ti.com">microcontroller.ti.com</a> | Security           | <a href="http://www.ti.com/security">www.ti.com/security</a>             |
| RFID                  | <a href="http://www.ti-rfid.com">www.ti-rfid.com</a>               | Telephony          | <a href="http://www.ti.com/telephony">www.ti.com/telephony</a>           |
| Low Power<br>Wireless | <a href="http://www.ti.com/lpw">www.ti.com/lpw</a>                 | Video & Imaging    | <a href="http://www.ti.com/video">www.ti.com/video</a>                   |
|                       |  | Wireless           | <a href="http://www.ti.com/wireless">www.ti.com/wireless</a>             |

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2007, Texas Instruments Incorporated