

SG5841/J

#### **FEATURES**

- Green-Mode PWM Controller
- Low Start-Up Current (14µA)
- Low Operating Current (4mA)
- Programmable PWM Frequency with Hopping
- Peak-Current-Mode Control
- Cycle-by-Cycle Current Limiting
- Synchronized Slope Compensation
- Leading-Edge Blanking
- Constant Output Power Limit
- Totem Pole Output with Soft Driving
- V<sub>DD</sub> Over-Voltage Clamping
- Programmable Over-Temperature Protection (OTP)
- Internal Open-Loop Protection
- V<sub>DD</sub> Under-Voltage Lockout (UVLO)
- GATE Output Maximum Voltage Clamp (18V)

#### **APPLICATIONS**

General-purpose switch-mode power supplies and flyback power converters, including:

- Power Adapters
- Open-Frame SMPS

#### **DESCRIPTION**

The highly integrated SG5841/J series of PWM controllers provides several features to enhance the performance of flyback converters.


To minimize standby power consumption, a proprietary green-mode function provides off-time modulation to continuously decrease the switching frequency at light-load conditions. This green-mode function enables the power supply to meet international power conservation requirements. To further reduce power consumption, SG5841/J is manufactured using the BiCMOS process. This allows a low start-up current, around  $14\mu A$ , and an operating current of only 4mA. As a result, a large start-up resistance can be used.

The SG5841/J built-in synchronized slope compensation achieves stable peak-current-mode control. The proprietary internal sawtooth power-limiter ensures constant output power limit over a wide range of AC input voltages, from 90VAC to 264VAC.

SG5841/J provides many protection functions. In addition to cycle-by-cycle current limiting, the internal open-loop protection circuit ensures safety should an open-loop or output-short-circuit failure occur. PWM output is disabled until  $V_{\rm DD}$  drops below the UVLO lower limit, then the controller starts again. An external NTC thermistor can be applied for over-temperature protection.


SG5841/J is available in an 8-pin DIP or SOP package.

#### **TYPICAL APPLICATION**






## **MARKING DIAGRAMS**



## **PIN CONFIGURATION**




## **ORDERING INFORMATION**

Part Number	Frequency Hopping	Pb-Free	Package
SG5841JSZ	Yes		8-Pin SOP
SG5841JDZ	Yes		8-Pin DIP
SG5841SZ	No		8-Pin SOP
SG5841DZ	No	<b>(</b>	8-Pin DIP

#### **PIN DESCRIPTIONS**

Pin No.	Symbol	Function	Description
1	GND	Ground	Ground.
2	FB	Feedback	The signal from the external compensation circuit is fed into this pin. The PWM duty cycle is determined in response to the signal from this pin and the current-sense signal from Pin 6. If FB voltage exceeds the threshold, the internal protection circuit disables PWM output after a predetermined delay time.
3	VIN	Start-Up Input	For start-up, this pin is pulled high to the rectified line input via a resistor. Since the start-up current requirement of the SG5841/J is very small, a large start-up resistance can be used to minimize power loss.
4	RI	Reference Setting	A resistor connected from the RI pin to GND pin provides the SG5841/J with a constant current source. This determines the center PWM frequency. Increasing the resistance reduces PWM frequency. Using a $26 \text{K}\Omega$ resistor results in a $65 \text{KHz}$ center PWM frequency.
5	RT	Temperature Detection	For over-temperature protection. An external NTC thermistor is connected from this pin to the GND pin. The impedance of the NTC decreases at high temperatures. Once the voltage of the RT pin drops below a fixed limit, PWM output is disabled.
6	SENSE	Current Sense	Current sense. The sensed voltage is used for peak-current-mode control and cycle-by-cycle current limiting.
7	VDD	Power Supply	Power supply. If $V_{\text{DD}}$ exceeds a threshold, the internal protection circuit disables PWM output.
8	GATE	Driver Output	The totem-pole output driver for the power MOSFET, which is internally clamped below 18V.

## **BLOCK DIAGRAM**





## **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter V			Unit
$V_{VDD}$	Supply Voltage	30		V
$V_{\text{VIN}}$	Input Terminal	30		V
$V_{FB}$	Input Voltage to FB Pin	-0.3 to 7.0	)	V
$V_{\text{SENSE}}$	Input Voltage to SENSE Pin	-0.3 to 7.0	)	V
$V_{RT}$	Input Voltage to RT Pin	-0.3 to 7.0	)	V
$V_{\text{RI}}$	Input Voltage to RI Pin	-0.3 to 7.0	)	V
$P_D$	Device Displayfies (T. 450°C)		800.0	mW
r <sub>D</sub>	Power Dissipation (T <sub>A</sub> < 50°C)	SOP	400.0	IIIVV
$R_{\theta JA}$	Thermal Resistance (Junction-to-Air)	DIP	82.5	–l°C/W
N⊕JA	Thermal Resistance (Junction-to-All)	SOP	141.0	C/VV
D	Thermal Desigtance (Junetica to Cocc)	DIP	59.7	–l°C/W
R <sub>⊕JC</sub>	Thermal Resistance (Junction-to-Case)	SOP	80.8	C/VV
$T_{J}$	Operating Junction Temperature	-40 to +12	25	°C
$T_{STG}$	Storage Temperature Range		50	°C
TL	Lead Temperature (Wave Soldering or Infrared, 10 Seconds)			°C
$V_{\rm ESD,HBM}$	Electrostatic Discharge Capability, Human Body Model			KV
$V_{\text{ESD,MM}}$	Electrostatic Discharge Capability, Machine Model	250		V

<sup>\*</sup> All voltage values, except differential voltages, are given with respect to GND pin.

## **RECOMMENDED OPERATING CONDITIONS**

Symbol	Parameter	Value	Unit
T <sub>A</sub>	Operating Ambient Temperature	-20 to +85	°C

<sup>\*</sup> For proper operation.

#### **ELECTRICAL CHARACTERISTICS**

 $V_{DD} = 15V$ ,  $T_A = 25$ °C, unless otherwise noted.

# **V<sub>DD</sub> Section**

Symbol	Parameter	Test Condition	Min.	Typ.	Max.	Unit
$V_{DD-OP}$	Continuously Operating Voltage				24.7	V
$V_{\text{DD-ON}}$	Start Threshold Voltage		15	16	17	V
$V_{\text{DD-OFF}}$	Minimum Operating Voltage		9	10	11	V
I <sub>DD-ST</sub>	Start-up Current	$V_{DD}=V_{DD-ON}=0.16V$		14	30	μΑ
I <sub>DD-OP</sub>	Operating Supply Current	$V_{DD}$ =15V, $R_{I}$ =26K $\Omega$ , GATE=OPEN		4	5	mA
V <sub>DD-CLAMP</sub>	V <sub>DD</sub> Over-Voltage-Clamping Level		28	29		V
t <sub>D-VDDCLAMP</sub>	V <sub>DD</sub> Over-Voltage-Clamping Debounce Time	R <sub>i</sub> =26KΩ	50	100	200	μs

## R<sub>I</sub> Section

Symbol	Parameter	Test Condition	Min.	Typ.	Max.	Unit
RI <sub>NOR</sub>	R <sub>I</sub> Operating Range		15.5		36.0	ΚΩ
$RI_{MAX}$	Maximum R <sub>I</sub> Value for Protection			230		ΚΩ
RI <sub>MIN</sub>	Minimum R <sub>I</sub> Value for Protection			10		ΚΩ

<sup>\*</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device.




## **Oscillator Section**

Symbol	Parameter		Test Condition	Min.	Тур.	Max.	Unit
_	Normal DWM Fraguency	Center Frequency		62	65	68	KHz
FOSC	Fosc Normal PWM Frequency	Hopping Range	R <sub>i</sub> =26KΩ (5841J only)	±3.7	±4.2	±4.7	KΠZ
t <sub>HOP</sub>	Hopping Period	Hopping Period		3.9	4.4	4.9	ms
Fosc-G	Green-Mode Frequency		R <sub>i</sub> =26KΩ	18	22	25	KHz
$F_{DV}$	Frequency Variation vs. V <sub>DD</sub> Deviation		V <sub>DD</sub> =11.5V to 24.7V			5	%
F <sub>DT</sub>	Frequency Variation vs. T	emperature Deviation	T <sub>A</sub> =-20 to +85°C			5	%

## **Feedback Input Section**

	In .	T 10 111		1-	1	Terror
Symbol	Parameter	Test Condition	Min.	Typ.	Max.	Unit
$A_V$	FB Input to Current Comparator Attenuation		1/3.75	1/3.20	1/2.75	V/V
Z <sub>FB</sub>	Input Impedance		4		7	ΚΩ
$V_{\text{FB-OPEN}}$	FB Output High Voltage	FB pin open	5	6		V
$V_{FB-OLP}$	FB Open-Loop Trigger Level		4.2	4.5	4.8	V
t <sub>D-OLP</sub>	Delay Time of FB pin Open-Loop Protection	R <sub>I</sub> =26KΩ	26	29	32	ms
$V_{\text{FB-N}}$	Green-Mode Entry FB Voltage	R <sub>I</sub> =26KΩ	1.9	2.1	2.3	V
$V_{FB-G}$	Green-Mode Ending FB Voltage	R <sub>i</sub> =26KΩ		V <sub>FB-N</sub> -0.5		V



# **Current-Sense Section**

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
Z <sub>SENSE</sub>	Input Impedance			12		ΚΩ
V <sub>STHFL</sub>	Current Limit Flatten Threshold Voltage		0.85	0.90	0.95	V
$V_{STHVA}$	Current Limit Valley Threshold Voltage	V <sub>STHFL</sub> -V <sub>STHVA</sub>		0.22		V
t <sub>PD</sub>	Propagation Delay to GATE Output	R <sub>I</sub> =26KΩ		150	200	ns
t <sub>LEB</sub>	Leading-Edge Blanking Time	R <sub>i</sub> =26KΩ	200	270	350	ns



SG5841/J

# **GATE Section**


Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
DCY <sub>MAX</sub>	Maximum Duty Cycle		60	65	70	%
$V_{GATE-L}$	Output Voltage Low	$V_{DD}$ =15V, $I_{O}$ =50mA			1.5	V
$V_{GATE-H}$	Output Voltage High	$V_{DD}$ =12.5V, $I_{O}$ =50mA	7.5			V
tr	Rising Time	$V_{DD}$ =15V, $C_L$ =1nF	150	250	350	ns
tf	Falling Time	$V_{DD}$ =15V, $C_L$ =1nF	30	50	90	ns
lο	Peak Output Current	V <sub>DD</sub> =15V, GATE=6V	230			mA
V <sub>GATE-CLAMP</sub>	Gate Output Clamping Voltage	V <sub>DD</sub> =24.7V		18	19	V


## **RT Section**


Symbol	Parameter	Test Condition	Min.	Typ.	Max.	Unit
I <sub>RT</sub>	Output Current of RT Pin	R <sub>I</sub> =26KΩ	92	100	108	μΑ
$V_{RTTH}$	Trigger Voltage for Over-Temperature Protection		0.585	0.620	0.655	V
$V_{RT-RLS}$	OTP Release Voltage			V <sub>RTTH</sub> +0.03		V
t <sub>D-OTP</sub>	Over-Temperature Debounce	R <sub>I</sub> =26KΩ	60	100	140	μs





## **TYPICAL CHARACTERISTICS**



























SG5841/J

# OPERATION DESCRIPTION Start-up Current

Typical start-up current is only  $14\mu A$ , so that a high resistance and low-wattage start-up resistor can be used to minimize power loss. For an AC/DC adapter with universal input range, a  $1.5 M\Omega$ , 0.25 W start-up resistor and a  $10 \mu F/25 V$   $V_{DD}$  hold-up capacitor are enough for this application.

#### **Operating Current**

Operating current is around 4mA. The low operating current enables better efficiency and reduces the requirement of  $V_{\rm DD}$  hold-up capacitance.

## **Green-Mode Operation**

The proprietary green-mode function provides off-time modulation to continuously decrease the PWM frequency under light-load conditions. To avoid acoustic noise problems, the minimum PWM frequency is set above 22kHz. This green-mode function dramatically reduces power consumption under light-load and zero-load conditions. Power supplies using a SG5841/J controller can meet even the most restrictive international regulations regarding standby power consumption.

#### **Oscillator Operation**

A resistor connected from the RI pin to the GND pin generates a constant current source for the SG5841/J controller. This current is used to determine the center PWM frequency. Increasing the resistance reduces PWM frequency. Using a  $26 \mathrm{K}\,\Omega$  resistor,  $R_{\rm I}$ , results in a corresponding  $65 \mathrm{KHz}$  PWM frequency. The relationship between  $R_{\rm I}$  and the switching frequency is:

$$f_{PWM} = \frac{1690}{\mathsf{R}_{\mathsf{I}} \left( \mathsf{K} \Omega \right)} \left( \mathsf{KHz} \right) \quad ---- \tag{1}$$

The range of the PWM oscillation frequency is designed as  $47KHz \sim 109KHz$ .

SG5841J also integrates frequency hopping function internally. The frequency variation ranges from around 62KHz to 68KHz for a center frequency of 65KHz. The frequency hopping function helps reduce EMI emission of a power supply with minimum line filters.

## **Current Sensing / PWM Current Limiting**

Peak-current-mode control is utilized in SG5841/J to regulate output voltage and provide pulse-by-pulse current limiting. The switch current is detected by a sense resistor into the SENSE pin. The PWM duty cycle is determined by this current sense signal and the feedback voltage. When the voltage on the SENSE pin reaches around  $V_{COMP} = (V_{FB}-1.0)/3.2$ , a switch cycle is terminated immediately.  $V_{COMP}$  is internally clamped to a variable voltage around 0.85V for output power limit.

#### Leading-Edge Blanking

Each time the power MOSFET is switched on, a turn-on spike occurs at the sense-resistor. To avoid premature termination of the switching pulse, a leading-edge blanking time is built in. During this blanking period, the current-limit comparator is disabled and cannot switch off the gate drive.

## **Under-Voltage Lockout (UVLO)**

The turn-on and turn-off thresholds of SG5841/J are fixed internally at 16V/10V. During start-up, the hold-up capacitor must be charged to 16V through the start-up resistor for the IC to be enabled. The hold-up capacitor continues to supply  $V_{\rm DD}$  before the energy can be delivered from auxiliary winding of the main transformer.  $V_{\rm DD}$  must not drop below 10V during this start-up process. This UVLO hysteresis window ensures that hold-up capacitor is adequate to supply  $V_{\rm DD}$  during start-up.

#### Gate Output / Soft Driving

The SG5841/J BiCMOS output stage is a fast totem pole gate driver. Cross conduction has been avoided to minimize heat dissipation, increase efficiency, and enhance reliability. The output driver is clamped by an internal 18V Zener diode to protect power MOSFET transistors against undesirable gate over-voltage. A soft driving waveform is implemented to minimize EMI.

## **Built-in Slope Compensation**

The sensed voltage across the current-sense resistor is used for peak-current-mode control and pulse-by-pulse current limiting. Built-in slope compensation improves stability or prevents sub-harmonic oscillation. SG5841/J inserts a synchronized, positive-going ramp at every switching cycle.



SG5841/J

## **Constant Output Power Limit**

When the SENSE voltage across the sense resistor,  $R_S$ , reaches the threshold voltage, around 0.85V, the output GATE drive is turned off after delay  $t_{PD}$ . This delay introduces additional current, proportional to  $t_{PD} \cdot V_{IN} / L_P$ . The delay is nearly constant regardless of the input voltage  $V_{IN}$ . Higher input voltage results in larger additional current and the output power limit is higher than under low input line voltage. To compensate this variation for a wide AC input range, a sawtooth power-limiter (saw limiter) is designed to solve the unequal power-limit problem. The saw limiter is designed as a positive ramp signal ( $V_{limit\_ramp}$ ) and fed to the inverting input of the OCP comparator. This results in a lower current limit at high-line inputs than at low-line inputs.

## **VDD Over-Voltage Clamping**

 $V_{DD}$  over-voltage clamping has been built in to prevent damage due to abnormal conditions. Once the  $V_{DD}$  voltage is over the  $V_{DD}$  over-voltage clamping voltage ( $V_{DD\text{-}CLAMP}$ ) and lasts for  $t_{D\text{-}VDDCLAMP}$ , the PWM pulses are disabled until the  $V_{DD}$  voltage drops below the  $V_{DD}$  over-voltage clamping voltage.

## **Thermal Protection**

An NTC thermistor  $R_{NTC}$  in series with a resistor  $R_A$  can be connected from pin RT to ground. A constant current  $I_{RT}$  is output from pin RT. The voltage on the RT pin can be expressed as  $V_{RT} = I_{RT} \times (R_{NTC} + R_A)$ , in which  $I_{RT} = 2 \times (1.3 \text{V} / R_I)$ . At high ambient temperature,  $R_{NTC}$  is smaller, such that  $V_{RT}$  decreases. When  $V_{RT}$  is less than 0.62 V, the PWM is completely turned off.

#### **Limited Power Control**

The FB voltage increases every time the output of the power supply is shorted or over loaded. If the FB voltage remains higher than a built-in threshold longer than  $t_{D\text{-}OLP}$ , PWM output is turned off. As PWM output is turned off, the supply voltage  $V_{DD}$  begins decreasing.


$$tD - OLP (ms) = 1.115 \times R_I(K\Omega) \qquad (2)$$

When  $V_{DD}$  goes below the turn-off threshold (e.g., 10V) the controller is totally shut down.  $V_{DD}$  is charged up to the turn-on threshold voltage of 16V through the start-up resistor until PWM output is restarted. This protection feature remains activated as long as the over-loading condition persists. This prevents the power supply from overheating due to over loading conditions.

## **Noise Immunity**

Noise on the current sense or control signal may cause significant pulse width jitter, particularly in the continuous-conduction mode. Slope compensation helps alleviate this problem. Good placement and layout practices should be followed. Avoiding long PCB traces and component leads, locating compensation and filter components near to the SG5841/J, and increasing the power MOS gate resistance improves performance.

## **REFERENCE CIRCUIT**





## **BOM**

Reference	Component	Reference	Component
BD1	BD 4A/600V	Q2	MOS 7A/600V
C1	XC 0.68µF/300V	R1,R2	R 1Mohm 1/4W
C2	XC 0.1µF/300V	R3	R 100Kohm 1/2W
C3	CC 0.01µF/500V	R4	R 47ohm 1/4W
C4	EC 120µ/400V	R5,R7	R 750Kohm 1/4W
C5	YC 222p/250V	R6	R 2Kohm 1/8W
C6	CC 1000pF/100V	R8	R 0.3ohm 2W
C7	EC 1000µF/25V	R9	R 33Kohm 1/8W
C8	EC 470µF/25V	R10	R 4.7Kohm 1/8W 1%
C9	EC 10µF/50V	R11	R 470ohm 1/8W
C10	CC 222pF/50V	R12	R 0 ohm 1/8W
C11	CC 470pF/50V	R13	R 4.7Kohm 1/8W
C12	CC 102pF/50V(Option)	R14	R 154Kohm 1/8W
01	LED	R15	R 39Kohm 1/8W
02	Diode BYV95C	R16	R 100ohm 1/8W
03	TVS P6KE16A	THER2	Thermistor TTC104
D4	Diode FR103	T1	Transformer (600µH-PQ2620)
<del>-</del> 1	FUSE 4A/250V	U1	IC SG5841/J
_1	Choke (900µH)	U2	IC PC817
_2	Choke (10mH)	U3	IC TL431
_3	Inductor (2µH)	VZ1	VZ 9G
Q1	Diode 20A/100V		



# PACKAGE INFORMATION 8PINS-DIP (D)







# **Dimensions**


Symbol	Millimeters			Inches			
	Min.	Typ.	Max.	Min.	Typ.	Max.	
Α			5.334			0.210	
A1	0.381			0.015			
A2	3.175	3.302	3.429	0.125	0.130	0.135	
b		1.524			0.060		
b1		0.457			0.018		
D	9.017	9.271	10.160	0.355	0.365	0.400	
E		7.620			0.300		
E1	6.223	6.350	6.477	0.245	0.250	0.255	
е		2.540			0.100		
L	2.921	3.302	3.810	0.115	0.130	0.150	
еВ	8.509	9.017	9.525	0.335	0.355	0.375	
θ°	0°	7°	15°	0°	7°	15°	




# 8PINS-SOP(S)









# **Dimensions**

Symbol	Millimeter			Inch		
	Min.	Typ.	Max.	Min.	Typ.	Max.
Α	1.346		1.752	0.053		0.069
A1	0.101		0.254	0.004		0.010
b		0.406			0.016	
С		0.203			0.008	
D	4.648		4.978	0.183		0.196
Е	3.810		3.987	0.150		0.157
е	1.016	1.270	1.524	0.040	0.050	0.060
F		0.381X45°			0.015X45°	
Н	5.791		6.197	0.228		0.244
L	0.406		1.270	0.016		0.050
θ°	0°		8°	0°		8°





#### TRADEMARKS

The following are registered and unregistered trademarks and service marks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks

Build it Now™ CorePLUS™ CROSSVOL™ CTL TM Current Transfer Logic™ EcoSPARK<sup>®</sup> F® Fairchild<sup>®</sup>

Fairchild Semiconductor® FACT Quiet Series™ FACT® FAST® FastvCore™ FPS™ FRFET® Global Power Resources

Green FPS™ Green FPS™e-Series™ GTO™ i-Lo™ IntelliMAX™ ISOPLANAR™ MegaBuck™ MICROCOUPLER™ MicroFET™ MicroPak™ MillerDrive™ Motion-SPM™ OPTOLOGIC®

OPTOPLANAR® PDP-SPM™ Power220®

Power247® POWEREDGE® Power-SPM™\_ PowerTrench® Programmable Active Droop™ QFET®

QS™ QT Optoelectronics™ Quiet Series™ RapidConfigure™ SMART START™ SPM<sup>®</sup> STEALTH™ SuperFET™ SuperSOT™-3 SuperSOT™-6

SuperSOT™-8 SyncFET™ The Power Franchise® p wer TinyBoost™

TinyBuck™ TinyLogic<sup>®</sup> TINYOPTO™ TinyPower™ TinyPWM™ TinyWire™ μSerDes™ UHC® UniFET™  $VCX^{TM}$ 

#### DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN: NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

#### As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- 2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness

#### PRODUCT STATUS DEFINITIONS

#### Definition of Terms

Datasheet Identification	Product Status	Definition		
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.		
Preliminary	First Production	This datasheet contains preliminary data, supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.		
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to imp design.		
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild Semiconductor. The datasheet is printed for reference information only.		

Rev. 131