



# TRIPLE DIGITAL ISOLATORS

#### **FEATURES**

- 1, 25, and 150-Mbps Signaling Rate Options
  - Low Channel-to-Channel Output Skew;
     1 ns max
  - Low Pulse-Width Distortion (PWD);2 ns max
  - Low Jitter Content; 1 ns Typ at 150 Mbps
- Typical 25-Year Life at Rated Working Voltage (see application note SLLA197 and Figure 14)
- 4000-V<sub>peak</sub> Isolation, 560-V<sub>peak</sub> Working Voltage
- UL 1577 Certified
- 4 kV ESD Protection
- Operate With 3.3-V or 5-V Supplies

- High Electromagnetic Immunity (see application note SLLA181)
- –40°C to 125°C Operating Range

#### APPLICATIONS

- Industrial Fieldbus
- Computer Peripheral Interface
- Servo Control Interface
- Data Acquisition

# **DESCRIPTION**


The ISO7230 and ISO7231 are triple-channel digital isolators each with multiple channel configurations and output enable functions. These devices have logic input and output buffers separated by Tl's silicon dioxide (SiO<sub>2</sub>) isolation barrier. Used in conjunction with isolated power supplies, these devices block high voltage, isolate grounds, and prevent noise currents on a data bus or other circuits from entering the local ground and interfering with or damaging sensitive circuitry.


The ISO7230 triple-channel device has all three channels in the same direction while the ISO7231 has two channels in one direction and one channel in opposition. These devices have an active-high output enable that when driven to a low level, places the output in a high-impedance state and turns off internal bias circuitry to conserve power.

The ISO7230A, ISO7231C, ISO7231A, and ISO7231C have TTL input thresholds and a noise-filter at the input that prevents transient pulses of up to 2 ns in duration from being passed to the output of the device, while the ISO7230M and ISO7231M have CMOS  $V_{\rm CC}/2$  input thresholds and do not have the input noise-filter or the additional propagation delay.

In each device a periodic update pulse is sent across the isolation barrier to ensure the proper dc level of the output. If this dc-refresh pulse is not received, the input is assumed to be unpowered or not being actively driven, and the failsafe circuit drives the output to a logic high state. (Contact TI for a logic low failsafe option).

These devices require two supply voltages of 3.3-V, 5-V, or any combination. All inputs are 5-V tolerant when supplied from a 3.3-V supply and all outputs are 4-mA CMOS. These devices are characterized for operation over the ambient temperature range of –40°C to 125°C.







Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

# **FUNCTION DIAGRAM**




Table 1. Device Function Table ISO723x (1)

V <sub>CC1</sub>	V <sub>CC2</sub>	INPUT (IN)	OUTPUT ENABLE (EN)	OUTPUT (OUT)
		Н	H or Open	Н
PU	PU	L	H or Open	L
PU		Х	L	Z
		Open		Н
PD	PU	Х	H or Open	Н
PD	PU	Х	L	Z

(1) PU = Powered Up; PD = Powered Down; X = Irrelevant; H = High Level; L = Low Level

#### **AVAILABLE OPTIONS**

PRODUCT	SIGNALING RATE	INPUT THRESHOLD	CHANNEL CONFIGURATION	MARKED AS	ORDERING NUMBER		
ISO7230ADW	1 Mbps	~1.5 V (TTL)		ISO7230A	ISO7230ADW (rail)		
1307230ADW	1 Mbps	(CMOS compatible)		1301230A	ISO7230ADWR (reel)		
ICO7020CDW	25 Mbno	~1.5 V (TTL)	2/0	ISO7230C	ISO7230CDW (rail)		
ISO7230CDW	25 Mbps	(CMOS compatible)	3/0	15072300	ISO7230CDWR (reel)		
ISO7230MDW	150 Mbpo	Vee/2 (CMOS)		ISO7230M	ISO7230MDW (rail)		
1507230101000	150 Mbps	Vcc/2 (CMOS)		1507230IVI	ISO7230MDWR (reel)		
ISO7231ADW <sup>(1)</sup>	d Malana	~1.5 V (TTL)		ISO7231A	ISO7231ADW (rail)		
1507231ADW\	1 Mbps	(CMOS compatible)		1507231A	ISO7231ADWR (reel)		
ISO7231CDW <sup>(1)</sup>	OF Minns	~1.5 V (TTL)	2/1	10070040	ISO7231CDW (rail)		
1507231CDW\*'	25 Mbps	(CMOS compatible)	2/1	ISO7231C	ISO7231CDWR (reel)		
ISO7231MDW <sup>(1)</sup>	150 Mbno	Vee/2 (CMOC)		ISO7231M	ISO7231MDW (rail)		
1507231MIDW(1)	150 Mbps	Vcc/2 (CMOS)		1307231101	ISO7231MDWR (reel)		

(1) Product Preview



# **ABSOLUTE MAXIMUM RATINGS**(1)

					VALUE	UNIT	
$V_{CC}$	Supply voltage	je <sup>(2)</sup> , V <sub>CC1</sub> , V <sub>CC2</sub>			-0.5 to 6	V	
VI	Voltage at IN	, OUT, EN			-0.5 to 6	V	
Io	Output currer	±15	mA				
	ŀ	Human Body Model	JEDEC Standard 22, Test Method A114-C.01		±4		
ESD		Field-Induced-Charged Device Model	JEDEC Standard 22, Test Method C101	All pins	±1	kV	
		Machine Model	ANSI/ESDS5.2-1996		±200	V	
$T_{J}$	Maximum jun		170	°C			

<sup>(1)</sup> Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### **RECOMMENDED OPERATING CONDITIONS**

			MIN	TYP	MAX	UNIT
V	Cupply veltage V V		4.5		5.5	V
$V_{CC}$	Supply voltage, V <sub>CC1</sub> , V <sub>CC2</sub>		3	5.5 3.6 4 5 250 1000 30 <sup>(1)</sup> 25 200 <sup>(1)</sup> 150 V <sub>CC</sub> 0.3 V <sub>CC</sub> V <sub>CC</sub> 0.8 150	V	
I <sub>OH</sub>	High-level output current				4	mA
I <sub>OL</sub>	Low-level output current		-4			mA
		ISO723xA	1			μs
t <sub>ui</sub>	Input pulse width	ISO723xC	40			
		ISO723xM	6.67	5	1000 25 150	ns
		ISO723xA	0	250	1000	kbps
1/t <sub>ui</sub>	Signaling rate	ISO723xC	0	30 <sup>(1)</sup>	25	Mhaa
		ISO723xM	0	200 <sup>(1)</sup>	150	Mbps
$V_{IH}$	High-level input voltage (IN)	100700 M	0.7 V <sub>CC</sub>		3.6 4 5 250 1000 30 <sup>(1)</sup> 25 200 <sup>(1)</sup> 150 V <sub>CC</sub> 0.3 V <sub>CC</sub>	
$V_{IL}$	Low-level input voltage (IN)	ISO723xM	0		0.3 V <sub>CC</sub>	V
$V_{IH}$	High-level input voltage (IN) (EN on all devices)	100700-4-100700-0	2		V <sub>CC</sub>	
$V_{IL}$	Low-level input voltage (IN) (EN on all devices)	- ISO723xA, ISO723xC	0		0.8	V
TJ	Junction temperature				150	°C
Н	External magnetic field-strength immunity per IEC	61000-4-8 & IEC 61000-4-9 certification			1000	A/m

<sup>(1)</sup> Typical sigalling rate under ideal conditions at 25°C.

<sup>(2)</sup> All voltage values are with respect to network ground terminal and are peak voltage values.



 $V_{\text{CC1}}$  and  $V_{\text{CC2}}$  at 5-V operation, over recommended operating conditions (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
SUPPLY	CURRENT							
	ISO7230A/C/M	Quiescent			1	3		
	ISO7230A	1 Mbps	$V_1 = V_{CC}$ or 0 V, All channels, no load, = EN <sub>2</sub> at 3 V		1	3	mA	
	ISO7230C/M	25 Mbps			7	9.5		
I <sub>CC1</sub>	ISO7231A/C/M	Quiescent	., ., .,			TBD		
	ISO7231A	1 Mbps	$V_I = V_{CC}$ or 0 V, All channels, no load, = $EN_1$ at 3 V, $EN_2$ at 3 V			TBD	mA	
	ISO7231C/M	25 Mbps	- Livi at 3 v, Livi at 3 v			TBD		
	ISO7230A/C/M	Quiescent	., ., .,		15	22		
	ISO7230A	1 Mbps	$V_1 = V_{CC}$ or 0 V, All channels, no load, = EN <sub>2</sub> at 3 V		16	22	mA	
	ISO7230C/M	25 Mbps			17	24		
I <sub>CC2</sub>	ISO7231A/C/M	Quiescent				TBD		
	ISO7231A	1 Mbps	V <sub>I</sub> = V <sub>CC</sub> or 0 V, All channels, no load, EN₁ at 3 V, EN₂ at 3 V			TBD	mA	
	ISO7231C/M	25 Mbps	= Liv1 at 5 v, Liv2 at 5 v			TBD		
ELECTR	ICAL CHARACTERISTICS							
I <sub>OFF</sub>	Sleep mode output current		EN at VCC, Single channel		0		μΑ	
\/	High lavel autout valtage		I <sub>OH</sub> = -4 mA, See Figure 1	V <sub>CC</sub> - 0.4			V	
V <sub>OH</sub>	High-level output voltage		I <sub>OH</sub> = -20 μA, See Figure 1	V <sub>CC</sub> - 0.1			V	
\/	Low lovel output voltage		I <sub>OL</sub> = 4 mA, See Figure 1			0.4	V	
$V_{OL}$	Low-level output voltage		I <sub>OL</sub> = 20 μA, See Figure 1			0.1	V	
$V_{I(HYS)}$	Input voltage hysteresis				150		mV	
I <sub>IH</sub>	High-level input current		INI from O.V. to V			10		
I <sub>IL</sub>	Low-level input current		IN from 0 V to V <sub>CC</sub>	-10			μΑ	
C <sub>I</sub>	Input capacitance to ground	d	IN at $V_{CC}$ , $V_{I} = 0.4 \sin (4E6\pi t)$		1		pF	
CMTI	Common-mode transient in	nmunity	V <sub>I</sub> = V <sub>CC</sub> or 0 V, See Figure 4	25	50		kV/µs	



V<sub>CC1</sub> and V<sub>CC2</sub> at 5-V operation, over recommended operating conditions (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PLH},t_{PHL}$	Propagation delay	- ISO723xA		40		80	
PWD	Pulse-width distortion <sup>(1)</sup>  t <sub>PHL</sub> - t <sub>PLH</sub>	130723XA				10	20
$t_{PLH},t_{PHL}$	Propagation delay	- ISO723xC	Soo Figure 1	18		42	ns
PWD	Pulse-width distortion <sup>(1)</sup>  t <sub>PHL</sub> - t <sub>PLH</sub>	130723XC	See Figure 1			2.5	
$t_{PLH},t_{PHL}$	Propagation delay	- ISO723xM		10		22	ns
PWD	Pulse-width distortion <sup>(1)</sup>  t <sub>PHL</sub> - t <sub>PLH</sub>	130723XIVI			1	2	115
	Part-to-part skew <sup>(2)</sup>	ISO723xA/C				9	
t <sub>sk(pp)</sub>	Part-to-part skew V	ISO723xM			0		ns
	Channel to shannel output alrew (3)	ISO723xA/C			0	2	
t <sub>sk(o)</sub>	Channel-to-channel output skew (3)	ISO723xM			0	1	ns
t <sub>r</sub>	Output signal rise time		See Figure 1		2		
t <sub>f</sub>	Output signal fall time				2		ns
t <sub>PHZ</sub>	Propagation delay, high-level-to-high-im	pedance output			15	20	
t <sub>PZH</sub>	Propagation delay, high-impedance-to-h	nigh-level output	Saa Firma O		15	20	
t <sub>PLZ</sub>	Propagation delay, low-level-to-high-imp	edance output	See Figure 2		15	20	ns
t <sub>PZL</sub>	Propagation delay, high-impedance-to-low-level output				15	20	
t <sub>fs</sub>	Failsafe output delay time from input power loss		See Figure 3		12		μs
t <sub>jit(pp)</sub>	Peak-to-peak eye-pattern jitter	ISO723xM	150 Mbps PRBS NRZ data input, Same polarity inputon all channels, See Figure 5		1		ns

<sup>(1)</sup> Also referred to as pulse skew.

 $t_{sk(pp)}$  is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.  $t_{sk(o)}$  is the skew between specified outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical specified loads.



 $V_{\text{CC1}}$  at 5-V,  $V_{\text{CC2}}$  at 3.3-V operation, over recommended operating conditions (unless otherwise noted)

	PARAMETER	R	TEST CONDITION	IS	MIN	TYP	MAX	UNIT
SUPPLY	CURRENT							
	ISO7230A/C/M	Quiescent				1	3	
	ISO7230A	1 Mbps	$V_I = V_{CC}$ or 0 V, All channels, no lo	oad, EN <sub>2</sub> at 3 V		1	3	mA
	ISO7230C/M	25 Mbps				7	9.5	
I <sub>CC1</sub>	ISO7231A/C/M	Quiescent					TBD	
	ISO7231A	1 Mbps	V <sub>I</sub> = V <sub>CC</sub> or 0 V, All channels, no lo EN <sub>2</sub> at 3 V	oad, EN <sub>1</sub> at 3 V,			TBD	mA
	ISO7231C/M	25 Mbps					TBD	
	ISO7230A/C/M	Quiescent				9	15	
	ISO7230A	1 Mbps	V <sub>I</sub> = V <sub>CC</sub> or 0 V, All channels, no lo	oad, EN <sub>2</sub> at 3 V		9.5	15	mA
	ISO7230C/M	25 Mbps				10	17	
I <sub>CC2</sub>	ISO7231A/C/M	Quiescent					TBD	
	ISO7231A	1 Mbps	$V_I = V_{CC}$ or 0 V, All channels, no log EN <sub>2</sub> at 3 V	oad, EN <sub>1</sub> at 3 V,			TBD	mA
	ISO7231C/M	25 Mbps	LIV <sub>2</sub> at 3 V				TBD	
ELECTR	RICAL CHARACTER	RISTICS						
I <sub>OFF</sub>	Sleep mode outp	ut current	EN at VCC, Single channel			0		μΑ
				ISO7230	V <sub>CC</sub> - 0.4			
$V_{OH}$	High-level output	voltage	I <sub>OH</sub> = -4 mA, See Figure 1	ISO7231 (5-V side)	V <sub>CC</sub> - 0.8			V
			$I_{OH} = -20 \mu A$ , See Figure 1		V <sub>CC</sub> - 0.1			
1/	Low lovel output	voltogo	I <sub>OL</sub> = 4 mA, See Figure 1				0.4	V
$V_{OL}$	Low-level output	voltage	I <sub>OL</sub> = 20 μA, See Figure 1				0.1	V
V <sub>I(HYS)</sub>	Input voltage hys	teresis				150		mV
I <sub>IH</sub>	High-level input o	urrent	IN frame O V/ to V/	IN from 0 V to V <sub>CC</sub>			10	
I <sub>IL</sub>	Low-level input co	urrent	IN HOLLIO A TO ACC					μA
C <sub>I</sub>	Input capacitance	to ground	IN at $V_{CC}$ , $V_I = 0.4 \sin (4E6\pi t)$			1		pF
CMTI	Common-mode to immunity	ransient	V <sub>I</sub> = V <sub>CC</sub> or 0 V, See Figure 4		25	50		kV/µs



V<sub>CC1</sub> at 5-V, V<sub>CC2</sub> at 3.3-V operation, over recommended operating conditions (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation delay, low-to-high-level output	ISO723xA		40		80	
PWD	Pulse-width distortion <sup>(1)</sup>  t <sub>PHL</sub> - t <sub>PLH</sub>					11	20
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation delay, low-to-high-level output	ISO723xC	See Figure 1	20		46	ns
PWD	Pulse-width distortion $^{(1)}$ $ t_{PHL} - t_{PLH} $					3	
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation delay, low-to-high-level output	ISO723xM		12		28	ns
PWD	Pulse-width distortion <sup>(1)</sup>  t <sub>PHL</sub> - t <sub>PLH</sub>				1	2	
	Part-to-part skew (2)	ISO723xA/C				7.5	ns
t <sub>sk(pp)</sub> F	ran-to-part skew V	ISO723xM			0		115
	Channel-to-channel output skew (3)	ISO723xA/C			0	2.5	20
t <sub>sk(o)</sub>	Charmer output skew	ISSO723xM			0	1	ns
t <sub>r</sub>	Output signal rise time		Con Figure 4		2		20
t <sub>f</sub>	Output signal fall time		See Figure 1		2		ns
t <sub>PHZ</sub>	Propagation delay, high-level-to-high-imper	dance output			15	20	
t <sub>PZH</sub>	Propagation delay, high-impedance-to-high	n-level output	See Figure 2		15	20	ne
t <sub>PLZ</sub>	Propagation delay, low-level-to-high-imped	ance output	See Figure 2		15	20	ns
t <sub>PZL</sub>	Propagation delay, high-impedance-to-low-	level output			15	20	
t <sub>fs</sub>	Failsafe output delay time from input powe	out delay time from input power loss			18		μs
t <sub>jit(pp)</sub>	Peak-to-peak eye-pattern jitter	ISO723xM	150 Mbps PRBS NRZ data input, Same polarity input on all channels, See Figure 5		1		ns

<sup>(1)</sup> Also known as pulse skew

<sup>(2)</sup>  $t_{sk(pp)}$  is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.

<sup>(3)</sup> t<sub>sk(o)</sub> is the skew between specified outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical specified loads.



 $V_{\text{CC1}}$  at 3.3-V,  $V_{\text{CC2}}$  at 5-V operation, over recommended operating conditions (unless otherwise noted)

	PARAMETER	R	TEST CONDITION	IS	MIN	TYP	MAX	UNIT
SUPPLY	CURRENT							
	ISO7230A/C/M	Quiescent				0.5	1	
	ISO7230A	1 Mbps	$V_I = V_{CC}$ or 0 V, All channels, no lo	oad, EN <sub>2</sub> at 3 V		1	2	mA
	ISO7230C/M	25 Mbps				3	5	
I <sub>CC1</sub>	ISO7231A/C/M	Quiescent					TBD	
	ISO7231A	1 Mbps	V <sub>I</sub> = V <sub>CC</sub> or 0 V, All channels, no lo EN <sub>2</sub> at 3 V	oad, EN <sub>1</sub> at 3 V,			TBD	mA
	ISO7231C/M	25 Mbps					TBD	
	ISO7230A/C/M	Quiescent				15	22	
	ISO7230A	1 Mbps	V <sub>I</sub> = V <sub>CC</sub> or 0 V, All channels, no lo	oad, EN <sub>2</sub> at 3 V		16	22	mA
	ISO7230C/M	25 Mbps				17	24	
I <sub>CC2</sub>	ISO7231A/C/M	Quiescent					TBD	
	ISO7231A	1 Mbps	$V_I = V_{CC}$ or 0 V, All channels, no lo $EN_2$ at 3 V	oad, EN <sub>1</sub> at 3 V,			TBD	mA
	ISO7231C/M	25 Mbps	Live at 5 v					
ELECTR	RICAL CHARACTER	RISTICS			ш			
I <sub>OFF</sub>	Sleep mode outp	ut current	EN at VCC, Single channel			0		μA
			I <sub>OH</sub> = -4 mA, See Figure 1	ISO7230	V <sub>CC</sub> - 0.4			
$V_{OH}$	High-level output	voltage	ISO72 (5-V s		V <sub>CC</sub> - 0.8			V
			I <sub>OH</sub> = -20 μA, See Figure 1		V <sub>CC</sub> - 0.1			
	I avvilaval avdavd	lta.a.a	I <sub>OL</sub> = 4 mA, See Figure 1				0.4	V
$V_{OL}$	Low-level output	voitage	I <sub>OL</sub> = 20 μA, See Figure 1				0.1	V
V <sub>I(HYS)</sub>	Input voltage hys	teresis				150		mV
I <sub>IH</sub>	High-level input c	urrent	IN Grand O.V. (a. V.	IN from 0 V to V <sub>CC</sub>			10	0
I <sub>IL</sub>	Low-level input co	urrent	IN HOLD O A TO ACC					μA
Cı	Input capacitance	to ground	IN at $V_{CC}$ , $V_I = 0.4 \sin (4E6\pi t)$			1		pF
CMTI	Common-mode to immunity	ransient	V <sub>I</sub> = V <sub>CC</sub> or 0 V, See Figure 4		25	50		kV/µs



V<sub>CC1</sub> at 3.3-V and V<sub>CC2</sub> at 5-V operation, over recommended operating conditions (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation delay	ISO723xA		40		80		
PWD	Pulse-width distortion <sup>(1)</sup>  t <sub>PHL</sub> - t <sub>PLH</sub>	150723XA				11		
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation delay	ISO723xC	Con Figure 4	22		51		
PWD	Pulse-width distortion <sup>(1)</sup>  t <sub>PHL</sub> - t <sub>PLH</sub>	150723XC	See Figure 1			3	ns	
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation delay	100700-M		12		26		
PWD	Pulse-width distortion <sup>(1)</sup>  t <sub>PHL</sub> - t <sub>PLH</sub>	ISO723xM			1	2		
	D-# 4 (2)	ISO723xA/C				10		
t <sub>sk(pp)</sub>	Part-to-part skew (2)	ISO723xM		0	0		ns	
	Channel-to-channel output skew (3)	ISO723xA/C			0 2.5	2.5		
t <sub>sk(o)</sub>	Channel-to-channel output skew (**)	ISO723xM			0	1	ns	
t <sub>r</sub>	Output signal rise time		Con Figure 4		2			
t <sub>f</sub>	Output signal fall time		See Figure 1		2		ns	
t <sub>PHZ</sub>	Propagation delay, high-level-to-high-impedance	e output			15	20		
t <sub>PZH</sub>	Propagation delay, high-impedance-to-high-leve	el output	Oca Firmura O		15	20		
t <sub>PLZ</sub>	Propagation delay, low-level-to-high-impedance	output	See Figure 2		15	20	ns	
t <sub>PZL</sub>	Propagation delay, high-impedance-to-low-level output				15	20		
t <sub>fs</sub>	Failsafe output delay time from input power loss		See Figure 3		12		μs	
t <sub>jit(pp)</sub>	Peak-to-peak eye-pattern jitter	ISO723xM	150 Mbps PRBS NRZ data input, Same polarity input on all channels, See Figure 5		1		ns	

Also known as pulse skew

 $t_{sk(pp)}$  is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.  $t_{sk(o)}$  is the skew between specified outputs of a single device with all driving inputs connected together and the outputs switching in the

same direction while driving identical specified loads.



 $V_{\text{CC1}}$  and  $V_{\text{CC2}}$  at 3.3 V operation, over recommended operating conditions (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN TYP	MAX	UNIT
SUPPLY	CURRENT			<u>.</u>		
	ISO7230A/C/M	Quiescent		0.5	1	
	ISO7230A	1 Mbps	$V_1 = V_{CC}$ or 0 V, all channels, no load, $EN_2$ at 3 V	1	2	mA
	ISO7230C/M	25 Mbps		3	5	
I <sub>CC1</sub>	ISO7231A/C/M	Quiescent			TBD	
	ISO7231A	1 Mbps	$V_1 = V_{CC}$ or 0 V, all channels, no load, $EN_1$ at 3 V, $EN_2$ at 3 V		TBD	mA
	ISO7231C/M	25 Mbps			TBD	
	ISO7230A/C/M	Quiescent		g	15	
	ISO7230A	1 Mbps	$V_1 = V_{CC}$ or 0 V, all channels, no load, $EN_2$ at 3 V	9.5	15	mA
	ISO7230C/M	25 Mbps		10	17	
I <sub>CC2</sub>	ISO7231A/C/M	Quiescent			TBD	
	ISO7231A	1 Mbps	$V_1 = V_{CC}$ or 0 V, all channels, no load, $EN_1$ at 3 V, $EN_2$ at 3 V		TBD	mA
	ISO7231C/M	25 Mbps			TBD	
ELECTR	ICAL CHARACTERISTICS			·		
I <sub>OFF</sub>	Sleep mode output current		EN at V <sub>CC</sub> , single channel	C	)	μA
V	High-level output voltage		I <sub>OH</sub> = -4 mA, See Figure 1	V <sub>CC</sub> - 0.4		V
V <sub>OH</sub>	riigii-ievei output voitage		I <sub>OH</sub> = -20 μA, See Figure 1	V <sub>CC</sub> - 0.1		'
Vol	Low-level output voltage		I <sub>OL</sub> = 4 mA, See Figure 1		0.4	V
VOL	Low-level output voltage		I <sub>OL</sub> = 20 μA, See Figure 1		0.1	
V <sub>I(HYS)</sub>	Input voltage hysteresis			150	)	mV
I <sub>IH</sub>	High-level input current		INI from O.V. or V.		10	
I <sub>IL</sub>	Low-level input current		IN from 0 V or V <sub>CC</sub>	-10		μA
Cı	Input capacitance to ground		IN at $V_{CC}$ , $V_I = 0.4 \sin (4E6\pi t)$	1		pF
CMTI	Common-mode transient immu	inity	V <sub>I</sub> = V <sub>CC</sub> or 0 V, See Figure 4	25 50	l	kV/μs



V<sub>CC1</sub> and V<sub>CC2</sub> at 3.3-V operation, over recommended operating conditions (unless otherwise noted)


	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation delay	ISO723xA		45		85	
PWD	Pulse-width distortion <sup>(1)</sup>  t <sub>PHL</sub> - t <sub>PLH</sub>	150723XA				12	ns
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation delay	ISO723xC	See Figure 1	25		56	no
PWD	Pulse-width distortion $^{(1)}$ $ t_{PHL} - t_{PLH} $	13072380	See Figure 1			4	ns
$t_{pLH}, t_{pHL}$	Propagation delay	ISO722xM		12		32	no
PWD	Pulse-width distortion <sup>(1)</sup>  t <sub>PHL</sub> - t <sub>PLH</sub>	150722XIVI			1	2	ns
4	Part-to-part skew <sup>(2)</sup>	ISO723xA/C				9	
t <sub>sk(pp)</sub>	Part-to-part skew	ISO723xM			0		ns
	Channel to the anal system to be (3)	ISO723xA/C			0	3	
t <sub>sk(o)</sub>	Channel-to-channel output skew (3)	ISO723xM			0	1	ns
t <sub>r</sub>	Output signal rise time		Con Figure 4		2		
t <sub>f</sub>	Output signal fall time		See Figure 1		2		ns
t <sub>PHZ</sub>	Propagation delay, high-level-to-high-impe	dance output			15	20	
t <sub>PZH</sub>	Propagation delay, high-impedance-to-high	n-level output	Con Figure 0		15	20	
t <sub>PLZ</sub>	Propagation delay, low-level-to-high-imped	ance output	See Figure 2		15	20	ns
t <sub>PZL</sub>	Propagation delay, high-impedance-to-low-level output				15	20	
t <sub>fs</sub>	Failsafe output delay time from input powe	r loss	See Figure 3		18		μs
t <sub>jit(pp)</sub>	Peak-to-peak eye-pattern jitter	ISO723xM	150 Mbps PRBS NRZ data input, same polarity input on all channels, See Figure 5		1		ns

Also referred to as pulse skew.

 $t_{sk(pp)}$  is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.  $t_{sk(0)}$  is the skew between specified outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical specified loads.





#### PARAMETER MEASUREMENT INFORMATION



- A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  50 kHz, 50% duty cycle,  $t_r \leq$  3 ns,  $t_f \leq$  3 ns,  $Z_O = 50\Omega$ .
- B.  $C_L = 15$  pF and includes instrumentation and fixture capacitance within  $\pm 20\%$ .

Figure 1. Switching Characteristic Test Circuit and Voltage Waveforms






- A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  50 kHz, 50% duty cycle,  $t_r \leq$  3 ns,  $t_f \leq$  3 ns,  $Z_O = 50\Omega$ .
- B.  $C_L = 15$  pF and includes instrumentation and fixture capacitance within  $\pm 20\%$ .

Figure 2. Enable/Disable Propagation Delay Time Test Circuit and Waveform




# PARAMETER MEASUREMENT INFORMATION (continued)




- A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  50 kHz, 50% duty cycle,  $t_r \leq$  3 ns,  $t_f \leq$  3 ns,  $Z_O = 50\Omega$ .
- B.  $C_L = 15$  pF and includes instrumentation and fixture capacitance within  $\pm 20\%$ .

Figure 3. Failsafe Delay Time Test Circuit and Voltage Waveforms



- A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  50 kHz, 50% duty cycle,  $t_r \leq$  3 ns,  $t_f \leq$  3 ns,  $Z_O = 50\Omega$ .
- B.  $C_L = 15$  pF and includes instrumentation and fixture capacitance within  $\pm 20\%$ .

Figure 4. Common-Mode Transient Immunity Test Circuit and Voltage Waveform



NOTE: PRBS bit pattern run length is  $2^{16} - 1$ . Transition time is 800 ps. NRZ data input has no more than five consecutive 1s or 0s.

Figure 5. Peak-to-Peak Eye-Pattern Jitter Test Circuit and Voltage Waveform



#### **DEVICE INFORMATION**

# **PACKAGE CHARACTERISTICS**


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
L(I01)	Minimum air gap (Clearance)	Shortest terminal-to-terminal distance through air	7.7			mm
L(102)	Minimum external tracking (Creepage)	Shortest terminal-to-terminal distance across the package surface	8.1			mm
	Minimum Internal Gap (Internal Clearance)	Distance through the insulation	0.008			mm
R <sub>IO</sub>	Isolation resistance	Input to output, $V_{IO}$ = 500 V, all pins on each side of the barrier tied together creating a two-terminal device, $T_A$ < 100°C		>10 <sup>12</sup>		Ω
		Input to output, $V_{IO} = 500 \text{ V}$ , $100^{\circ}\text{C} \le T_{A} \le T_{A} \text{ max}$		>10 <sup>11</sup>		Ω
C <sub>IO</sub>	Barrier capacitance Input to output	$V_1 = 0.4 \sin (4E6\pi t)$		1		pF
CI	Input capacitance to ground	$V_1 = 0.4 \sin (4E6\pi t)$		1		pF

#### **REGULATORY INFORMATION**

UL
Recognized under 1577 Component Recognition Program <sup>(1)</sup>
File Number: E181974

(1) Production tested ≥ 3000 VRMS for 1 second in accordance with UL 1577

# **DEVICE I/O SCHEMATICS**






#### THERMAL CHARACTERISTICS


over recommended operating conditions (unless otherwise noted)


	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
$\theta_{JA}$	Junction-to-air	Low-K Thermal Resistance <sup>(1)</sup>	168	168	
		High-K Thermal Resistance	96.1	°C/W	
$\theta_{JB}$	Junction-to-Board Thermal Resistance		61		°C/W
$\theta_{\text{JC}}$	Junction-to-Case Thermal Resistance		48		°C/W
P <sub>D</sub>	Device Power Dissipation	$V_{CC1} = V_{CC2} = 5.5 \text{ V}, T_J = 150^{\circ}\text{C}, C_L = 15 \text{ pF},$ Input a 50% duty cycle square wave		220	mW

<sup>(1)</sup> Tested in accordance with the Low-K or High-K thermal metric definitions of EIA/JESD51-3 for leaded surface mount packages.

#### TYPICAL CHARACTERISTIC CURVES












Figure 9.




# **TYPICAL CHARACTERISTIC CURVES (continued)**





#### **LOW-LEVEL OUTPUT CURRENT** VS LOW-LEVEL OUTPUT VOLTAGE 50 Load = 15 pF, 45 T<sub>A</sub> = 25°C 40





#### **APPLICATION INFORMATION**




Figure 13. Typical ISO723x Application Circuit

# LIFE EXPECTANCY vs WORKING VOLTAGE





Figure 14. Time Dependant Dielectric Breakdown Testing Results




#### TAPE AND REEL BOX INFORMATION

# REEL DIMENSIONS Reel Diameter Page Widt




	Α0	Dimension designed to accommodate the component width
	B0	Dimension designed to accommodate the component length
	K0	Dimension designed to accommodate the component thickness
		Overall width of the carrier tape
Γ	P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package	Pins	Site	Reel Diameter (mm)	Reel Width (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ISO7230ADWR	DW	16	SITE 35	330	16	10.9	10.78	3.0	12	16	Q1
ISO7230CDWR	DW	16	SITE 35	330	16	10.9	10.78	3.0	12	16	Q1
ISO7230MDWR	DW	16	SITE 35	330	16	10.9	10.78	3.0	12	16	Q1






Device Package		Pins	Site	Length (mm)	Width (mm)	Height (mm)
ISO7230ADWR	DW	16	SITE 35	406.0	348.0	0.0
ISO7230CDWR	DW	16	SITE 35	406.0	348.0	0.0
ISO7230MDWR	DW	16	SITE 35	406.0	348.0	0.0

# DW (R-PDSO-G16)

# PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AA.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
RFID	www.ti-rfid.com	Telephony	www.ti.com/telephony
Low Power Wireless	www.ti.com/lpw	Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2007, Texas Instruments Incorporated