

### HT82M9BEE/HT82M9BAE

### USB Mouse Encoder 8-Bit MCU with EEPROM

#### **Technical Document**

- Tools Information
- FAQs
- Application Note

#### **Features**

- Flexible total solution for applications that combine PS/2 and low-speed USB interface, such as mice, joysticks, and many others
- USB Specification Compliance
  - Conforms to USB specification V1.1
  - Conforms to USB HID specification V1.1
- Supports 1 low-speed USB control endpoint and 3 interrupt endpoint
- Each endpoint has 8×8 bytes FIFO
- · Integrated USB transceiver
- 3.3V regulator output
- External 6MHz or 12MHz ceramic resonator or crystal
- 8-bit RISC microcontroller, with 8K×16 program memory (0000H~1FFFH)
- 224×8 bytes RAM (20H~FFH)
- EEPROM 128×8 data memory

- 6MHz/12MHz internal CPU clock
- · 8-level stacks
- · Two 8-bit indirect addressing registers
- One 8-bit programmable timer counter with overflow interrupt (shared with PA6, vector 08H)
- One 16-bit programmable timer counter with overflow interrupt (shared with PA7, vector 0CH)
- One USB interrupt input (vector 04H)
- HALT function and wake-up feature reduce power consumption
- PA0~PA7, PB4/SDA and PB7/SCL support wake-up function
- Internal Power-On reset (POR)
- Watchdog Timer (WDT)
- 20 I/O ports
- 24/28-pin SOP package

### **General Description**

The USB MCU OTP body is suitable for USB mouse and USB joystick devices. It consists of a Holtek high performance 8-bit MCU core for control unit, built-in USB SIE, 8K×16 ROM and 224 bytes data RAM.


The mask version HT82M9BAE is fully pin and functionally compatible with the OTP version HT82M9BEE device.

There are two dice in the HT82M9BEE/HT82M9BAE package: one is the HT82M9BE/HT82M9BA MCU, the other is a 128×8 bits EEPROM used for data memory purpose. The two dice are wrie-bonded to from HT82M9BEE/HT82M9BAF


Rev. 1.20 1 August 13, 2007



#### **Block Diagram**



### **Pin Assignment**





### **Pin Description**

Pin Name	I/O	ROM Code Option	Description
PA0~PA7	I/O	Pull-high Pull-low Wake-up CMOS/NMOS/PMOS	Bidirectional 8-bit input/output port. Each bit can be configured as a wake-up input by ROM code option. The input or output mode is controlled by PAC (PA control register).  Pull-high resistor options: PA0~PA7  Pull-low resistor options: PA0~PA3  CMOS/NMOS/PMOS options: PA0~PA7  Falling edge wake-up options: PA0~PA1, PA4~PA7  Rising and falling edge wake-up options: PA2~PA3
PB0~PB3 PB4/SDA PB5~PB6 PB7/SCL	I/O	Pull-high Pull-low Wake-up	Bidirectional 8-bit input/output port. Software instructions determine the CMOS output or Schmitt trigger input with pull-high resistor (determined by pull-high options).  PB4 is wire-bonded with the SDA pad of the Data EEPROM.  PB7 is wire-bonded with the SCL pad of the Data EEPROM.  Pull-high resistor options: PB0~PB7  Pull-low resistor for options: PB2, PB3  Falling edge wake-up options: PB4/SDA, PB7/SCL
PC0~PC3	I/O	Pull-high	Bidirectional 8-bit input/output port. Software instructions determine the CMOS output or Schmitt trigger input with pull-high resistor (determined by pull-high options).  Pull-high resistor options: PC0~PC3
VSS	_	_	Negative power supply, ground
RES	I	_	Schmitt trigger reset input. Active low.
VDD	_	_	Positive power supply
V33O	0	_	3.3V regulator output
USBD+/CLK	I/O	_	USBD+ or PS2 CLK I/O line USB or PS2 function is controlled by software control register
USBD-/DATA	I/O	_	USBD- or PS2 DATA I/O line USB or PS2 function is controlled by software control register
OSCI OSCO	I О	_	OSCI, OSCO are connected to a 6MHz or 12MHz crystal/resonator (determined by software instructions) for the internal system clock.

## **Absolute Maximum Ratings**

Supply VoltageV <sub>SS</sub> -0.3V to V <sub>SS</sub> +6.0V	Storage Temperature50°C to 125°C
Input VoltageV <sub>SS</sub> $-0.3$ V to V <sub>DD</sub> $+0.3$ V	Operating Temperature0°C to 70°C
I <sub>OL</sub> Total150mA	I <sub>OH</sub> Total100mA
Total Power Dissipation 500mW	

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.

Rev. 1.20 3 August 13, 2007



### D.C. Characteristics

Ta=25°C

Committee of	Davameter.		Test Conditions	Min	T	Mari	Unit	
Symbol	Parameter	$V_{DD}$	Conditions	Min.	Тур.	Max.	Onit	
$V_{DD}$	Operating Voltage	_	_	3.3	_	5.5	V	
I <sub>DD1</sub>	Operating Current (6MHz Crystal)	5V	No load, f <sub>SYS</sub> =6MHz	_	7	9	mA	
I <sub>DD2</sub>	Operating Current (12MHz Crystal)	5V	No load, f <sub>SYS</sub> =12MHz	_	8	16	mA	
I <sub>STB1</sub>	Standby Current (WDT Enable)	5V	No load, system HALT,	_	_	250	μΑ	
I <sub>STB2</sub>	Standby Current (WDT Disable)	5V	USB suspend	_	_	230	μΑ	
I <sub>STB3</sub>	Standby Current (WDT Enable)	5V	No load, system HALT,	_	_	30	μΑ	
I <sub>STB4</sub>	Standby Current (WDT Disable)	5V	input/output mode, set SUSPEND2 [1CH].4	_	_	15	μΑ	
V <sub>IL1</sub>	Input Low Voltage for I/O Ports	5V	_	0	1.2	1.4	V	
V <sub>IH1</sub>	Input High Voltage for I/O Ports	5V	_	2.0	_	5.0	V	
V <sub>IL2</sub>	Input Low Voltage (RES)	5V	_	0	_	0.5V <sub>DD</sub>	V	
V <sub>IH2</sub>	Input High Voltage (RES)	5V	_	0.8V <sub>DD</sub>	_	V <sub>DD</sub>	V	
I <sub>OL</sub>	Output Sink Current for I/O Ports	5V	V <sub>OL</sub> =0.4V	2	4	_	mA	
I <sub>OH</sub>	Output Port Source Current	5V	V <sub>OL</sub> =3.4V	-2.5	-4	_	mA	
R <sub>PD</sub>	Pull-down Resistance for PA0~PA3, PB2 and PB3	5V	_	10	30	50	kΩ	
R <sub>PH1</sub>	Pull-high Resistance for DATA(*)		_	1.3	1.5	2.0	kΩ	
R <sub>PH2</sub>	Pull-high Resistance for CLK	_	_	2.0	4.7	6.0	kΩ	
R <sub>PH3</sub>	Pull-high Resistance for I/O Ports	_	_	30	50	70	kΩ	
V <sub>LVR</sub>	Low Voltage Reset 5V —		2.0	2.4	3	V		

Note: "\*" The DATA pull-high must be implemented by the external  $1.5 k\Omega$ 

### A.C. Characteristics

Ta=25°C	)
---------	---

Sumah al	Parameter		Test Conditions	Min.	Trees	Max.	Unit
Symbol	Parameter	V <sub>DD</sub>	Conditions	IVIIII.	Тур.	wax.	Unit
f <sub>SYS</sub>	System Clock (Crystal OSC)	5V	_	6	_	12	MHz
f <sub>RCSYS</sub>	RC Clock with 8-bit Prescaler Register	5V	_	0	32	_	kHz
t <sub>WDT</sub>	Watchdog Time-out Period (System Clock)	_	Without WDT prescaler	1024	_	_	t <sub>RCSYS</sub>
t <sub>RF</sub>	USBD+, USBD- Rising & falling Time	_	_	75	_	300	ns
t <sub>SST</sub>	System Start-up Timer Period	_	Wake-up from HALT	_	1024	_	t <sub>SYS</sub>
tosc	Crystal Setup	_	_	_	5	10	ms

Note: Power-on period= $t_{WDT}+t_{SST}+t_{OSC}$ 

WDT Time-out in normal mode=1/f\_RCSYS  $\!\times\!256\!\times\!WDTS\!+\!t_{WDT}$ 

WDT Time-out in HALT mode=1/f\_RCSYS  $\times$  256  $\times$  WDTS+t\_SST+t\_OSC



### **EEPROM A.C. Characteristics**

Ta=25°C

Cb. a.l	Parameter	Remark	Standar	d Mode*	V <sub>CC</sub> =5	Unit	
Symbol	Parameter	Remark	Min.	Max.	Min.	Max.	Unit
f <sub>SK</sub>	Clock Frequency	_	_	100	_	400	kHz
t <sub>HIGH</sub>	Clock High Time	_	4000	_	600	_	ns
t <sub>LOW</sub>	Clock Low Time	_	4700	_	1200	_	ns
t <sub>r</sub>	SDA and SCL Rise Time	Note	_	1000	_	300	ns
t <sub>f</sub>	SDA and SCL Fall Time	Note	_	300	_	300	ns
t <sub>HD:STA</sub>	START Condition Hold Time	After this period the first clock pulse is generated	4000	_	600	_	ns
t <sub>SU:STA</sub>	START Condition Setup Time	Only relevant for repeated START condition	4000	_	600	_	ns
t <sub>HD:DAT</sub>	Data Input Hold Time	_	0	_	0	_	ns
t <sub>SU:DAT</sub>	Data Input Setup Time	_	200	_	100	_	ns
t <sub>SU:STO</sub>	STOP Condition Setup Time	_	4000	_	600	_	ns
t <sub>AA</sub>	Output Valid from Clock	_	_	3500	_	900	ns
t <sub>BUF</sub>	Bus Free Time	Time in which the bus must be free before a new trans- mission can start	4700	_	1200	_	ns
t <sub>SP</sub>	Input Filter Time Constant (SDA and SCL Pins)	Noise suppression time	_	100	_	50	ns
t <sub>WR</sub>	Write Cycle Time	_	_	5	_	5	ms

Note: These parameters are periodically sampled but not 100% tested

For relative timing, refer to timing diagrams

<sup>\*</sup> The standard mode means V<sub>CC</sub>=2.2V to 5.5V



#### **Functional Description**

#### **Execution Flow**

The system clock for the microcontroller is derived from either 6MHz or 12MHz crystal oscillator, which used a frequency that is determined by the SCLKSEL bit of the SCC Register. The default system frequency is 12MHz. The system clock is internally divided into four non-overlapping clocks. One instruction cycle consists of four system clock cycles.

Instruction fetching and execution are pipelined in such a way that a fetch takes an instruction cycle while decoding and execution takes the next instruction cycle. However, the pipelining scheme causes each instruction to be effectively executed in a cycle. If an instruction changes the program counter, two cycles are required to complete the instruction.

#### **Program Counter - PC**

The program counter (PC) controls the sequence in which the instructions stored in the program ROM are executed and its contents specify a full range of program memory.


After accessing a program memory word to fetch an instruction code, the contents of the program counter are incremented by one. The program counter then points to the memory word containing the next instruction code.

When executing a jump instruction, conditional skip execution, loading to the PCL register, performing a subroutine call or return from subroutine, initial reset, internal interrupt, external interrupt or return from interrupts, the PC manipulates the program transfer by loading the address corresponding to each instruction.

The conditional skip is activated by instructions. Once the condition is met, the next instruction, fetched during the current instruction execution, is discarded and a dummy cycle replaces it to get the proper instruction. Otherwise proceed with the next instruction.

The lower byte of the program counter (PCL) is a readable and writeable register (06H). Moving data into the PCL performs a short jump. The destination will be within the current program ROM page.

When a control transfer takes place, an additional dummy cycle is required.



**Execution Flow** 

	Program Counter												
Mode	*12	*11	*10	*9	*8	*7	*6	*5	*4	*3	*2	*1	*0
Initial Reset	0	0	0	0	0	0	0	0	0	0	0	0	0
USB Interrupt	0	0	0	0	0	0	0	0	0	0	1	0	0
Timer/Event Counter 0 Overflow	0	0	0	0	0	0	0	0	0	1	0	0	0
Timer/Event Counter 1 Overflow	0	0	0	0	0	0	0	0	0	1	1	0	0
Skip				Program Counter+2									
Loading PCL	*12	*11	*10	*9	*8	@7	@6	@5	@4	@3	@2	@1	@0
Jump, Call Branch	#12	#11	#10	#9	#8	#7	#6	#5	#4	#3	#2	#1	#0
Return from Subroutine	S12	S11	S10	S9	S8	S7	S6	S5	S4	S3	S2	S1	S0

#### **Program Counter**

Note: \*12~\*0: Program counter bits S12~S0: Stack register bits

#12~#0: Instruction code bits @7~@0: PCL bits

Rev. 1.20 6 August 13, 2007



#### **Program Memory - ROM**

The program memory is used to store the program instructions which are to be executed. It also contains data, table, and interrupt entries, and is organized into 8192×16 bits, addressed by the program counter and table pointer.

Certain locations in the program memory are reserved for special usage:

#### · Location 000H

This area is reserved for program initialization. After a chip reset, the program always begins execution at location 000H.

#### Location 004H


This area is reserved for the USB interrupt service program. If the USB interrupt is activated, the interrupt is enabled and the stack is not full, the program begins execution at location 004H.

#### Location 008H

This area is reserved for the Timer/Event Counter 0 interrupt service program. If a timer interrupt results from a Timer/Event Counter 0 overflow, and if the interrupt is enabled and the stack is not full, the program begins execution at location 008H.

#### · Location 00CH

This location is reserved for the Timer/Event Counter 1 interrupt service program. If a timer interrupt results from a Timer/Event Counter 1 overflow, and the interrupt is enabled and the stack is not full, the program begins execution at location 00CH.



**Program Memory** 

#### · Table location

Any location in the program memory can be used as look-up tables. There are three method to read the ROM data by two table read instructions: "TABRDC" and "TABRDL", transfer the contents of the lower-order byte to the specified data memory, and the higher-order byte to TBLH (08H).

The three methods are shown as follows:

- The instructions "TABRDC [m]" (the current page, one page=256words), where the table locations is defined by TBLP (07H) in the current page. And the ROM code option TBHP is disabled (default).
- The instructions "TABRDC [m]", where the table locations is defined by registers TBLP (07H) and TBHP (01FH). And the ROM code option TBHP is enabled.
- The instructions "TABRDL [m]", where the table locations is defined by Registers TBLP (07H) in the last page (1F00H~1FFFH).

Only the destination of the lower-order byte in the table is well-defined, the other bits of the table word are transferred to the lower portion of TBLH. The Table Higher-order byte register (TBLH) is read only. The table pointer (TBLP, TBHP) is a read/write register (07H, 1FH), which indicates the table location. Before accessing the table, the location must be placed in the TBLP and TBHP (If the OTP option TBHP is disabled, the value in TBHP has no effect). The TBLH is read only and cannot be restored. If the main routine and the ISR (Interrupt Service Routine) both employ the table read instruction, the contents of the TBLH in the main routine are likely to be changed by the table read instruction used in the ISR. Errors can occur. In other words, using the table read instruction in the main routine and the ISR simultaneously should be avoided. However, if the table read instruction has to be applied in both the main routine and the ISR, the interrupt should be disabled prior to the table read instruction. It will not be enabled until the TBLH has been backed up. All table related instructions require two cycles to complete the operation. These areas may function as normal program memory depending on the require-

Once TBHP is enabled, the instruction "TABRDC [m]" reads the ROM data as defined by TBLP and TBHP value. Otherwise, the ROM code option TBHP is disabled, the instruction "TABRDC [m]" reads the ROM

Instruction						Tab	le Loca	tion					
instruction	*12	*11	*10	*9	*8	*7	*6	*5	*4	*3	*2	*1	*0
TABRDC [m]	P12	P11	P10	P9	P8	@7	@6	@5	@4	@3	@2	@1	@0
TABRDL [m]	1	1	1	1	1	@7	@6	@5	@4	@3	@2	@1	@0

#### **Table Location**

Note: \*12~\*0: Table location bits @7~@0: TBLP bits P12~P8: Current program counter bits when TBHP is disabled TBHP register bit4~bit0 when TBHP is enabled

Rev. 1.20 7 August 13, 2007



data as defined by TBLP and the current program counter bits.

#### Stack Register - STACK

This is a special part of the memory which is used to save the contents of the program counter only. The stack is organized into 4 levels and is neither part of the data nor part of the program space, and is neither readable nor writeable. The activated level is indexed by the stack pointer (SP) and is neither readable nor writeable. At a subroutine call or interrupt acknowledge signal, the contents of the program counter are pushed onto the stack. At the end of a subroutine or an interrupt routine, signaled by a return instruction (RET or RETI), the program counter is restored to its previous value from the stack. After a chip reset, the SP will point to the top of the stack.

If the stack is full and a non-masked interrupt takes place, the interrupt request flag will be recorded but the acknowledge signal will be inhibited. When the stack pointer is decremented (by RET or RETI), the interrupt will be serviced. This feature prevents stack overflow allowing the programmer to use the structure more easily. In a similar case, if the stack is full and a "CALL" is subsequently executed, stack overflow occurs and the first entry will be lost (only the most recent 4 return addresses are stored).

#### Data Memory - RAM for Bank 0

The data memory is designed with 224×8 bits. The data memory is divided into two functional groups: special function registers and general purpose data memory (224×8). Most are read/write, but some are read only.

The unused spaces before the 20H is reserved for future expanded usage and reading these locations will get "00H". The general purpose data memory, addressed from 20H to FFH, is used for data and control information under instruction commands.

All of the data memory areas can handle arithmetic, logic, increment, decrement and rotate operations directly. Except for some dedicated bits, each bit in the data memory can be set and reset by "SET [m].i" and "CLR [m].i". They are also indirectly accessible through memory pointer registers (MP0 or MP1).

#### Data Memory - RAM for Bank 1

The special function registers used in the USB interface are located in RAM Bank1. In order to access Bank1 register, only the Indirect addressing pointer MP1 can be used and the Bank register BP should be set to 1. The RAM bank 1 mapping is as shown.

Address 00~1FH in RAM Bank0 and Bank1 are located in the same Registers

	Bank 0
00H	Indirect Addressing Register 0
01H	MP0
02H	Indirect Addressing Register 1
03H	MP1
04H	BP
05H	ACC
06H	PCL
07H	TBLP
08H	TBLH
09H	WDTS
0AH	STATUS
0BH	INTC
0CH	
0DH	TMR0
0EH	TMR0C
0FH	TMR1H
10H	TMR1L
11H	TMR1C
12H	PA
13H	PAC
14H	РВ
15H	PBC
16H	PC
17H	PCC
18H	
19H	
1AH	USC
1BH	USR
1CH	SCC
1DH	
1EH	
1FH	TBHP
20H	
	General Purpose
	Data Memory
	(224 Bytes)
FFH	

Bank 0 RAM Mapping

#### **Indirect Addressing Register**

Locations 00H and 02H are indirect addressing registers that are not physically implemented. Any read/write operation on [00H] ([02H]) will access the data memory pointed to by MP0 (MP1). Reading location 00H (02H) indirectly will return the result 00H. Writing indirectly results in no operation.

The indirect addressing pointer (MP0) always points to Bank0 RAM addresses no matter the value of Bank Register (BP).

The indirect addressing pointer (MP1) can access Bank0 or Bank1 RAM data according to the value of BP which is set to "0" or "1" respectively.

The memory pointer registers (MP0 and MP1) are 8-bit registers.



00H         Indirect Addressing Register 0           01H         MP0           02H         Indirect Addressing Register 1           03H         MP1           04H         BP           05H         ACC           06H         PCL           07H         TBLP           08H         TBLH           09H         WDTS           0AH         STATUS           0BH         INTC           0CH         TMR0           0EH         TMR0           0EH         TMR1H           10H         TMR1L           11H         TMR1C           12H         PA           13H         PAC           14H         PB           15H         PBC           16H         PC           17H         PCC           18H         USR           1CH         SCC           1DH         IBH           1AH         USC           1BH         USR           1CH         SCC           1DH         IBH           1AH         Pipe_ctrl           43H         STALL <t< th=""><th></th><th>Bank 1</th></t<>		Bank 1
02H         Indirect Addressing Register 1           03H         MP1           04H         BP           05H         ACC           06H         PCL           07H         TBLP           08H         TBLH           09H         WDTS           0AH         STATUS           0BH         INTC           0CH         TMR0           0EH         TMR0C           0FH         TMR1H           10H         TMR1L           11H         TMR1C           12H         PA           13H         PAC           14H         PB           15H         PBC           16H         PC           17H         PCC           18H         USR           19H         USR           10H         SCC           10H         TBHP           14H         Pipe_ctrl           44H         Pipe_ctrl           43H         STALL           44H         SIES           46H         MISC           47H         Endpt_EN           48H         FIFO0           49H	00H	Indirect Addressing Register 0
03H         MP1           04H         BP           05H         ACC           06H         PCL           07H         TBLP           08H         TBLH           09H         WDTS           0AH         STATUS           0BH         INTC           0CH         TMR0           0EH         TMR0C           0FH         TMR1H           10H         TMR1L           11H         TMR1C           12H         PA           13H         PAC           14H         PB           15H         PBC           16H         PC           17H         PCC           18H         USR           1CH         SCC           1DH         IEH           1FH         TBHP           20H         AWR           43H         STALL           44H         SIES           46H         MISC           47H         Endpt_EN           48H         FIFO0           49H         FIFO1           4AH         FIFO2	01H	MP0
04H         BP           05H         ACC           06H         PCL           07H         TBLP           08H         TBLH           09H         WDTS           0AH         STATUS           0BH         INTC           0CH         TMR0           0EH         TMR0C           0FH         TMR1H           10H         TMR1L           11H         TMR1C           12H         PA           13H         PAC           14H         PB           15H         PBC           16H         PC           17H         PCC           18H         USR           10H         USR           10H         SCC           10H         TBHP           20H         AWR           43H         STALL           44H         SIES           46H         MISC           47H         Endpt_EN           48H         FIFO0           49H         FIFO1           4AH         FIFO2	02H	Indirect Addressing Register 1
05H         ACC           06H         PCL           07H         TBLP           08H         TBLH           09H         WDTS           0AH         STATUS           0BH         INTC           0CH         TMR0           0EH         TMR0C           0FH         TMR1H           10H         TMR1L           11H         TMR1C           12H         PA           13H         PAC           14H         PB           15H         PBC           16H         PC           17H         PCC           18H         USR           10H         USR           10H         USR           10H         TBHP           20H         AWR           43H         STALL           44H         SIES           46H         MISC           47H         Endpt_EN           48H         FIFO0           49H         FIFO1           4AH         FIFO2	03H	MP1
06H         PCL           07H         TBLP           08H         TBLH           09H         WDTS           0AH         STATUS           0BH         INTC           0CH         TMR0           0EH         TMR0C           0FH         TMR1H           10H         TMR1L           11H         TMR1C           12H         PA           13H         PAC           14H         PB           15H         PBC           16H         PC           17H         PCC           18H         USR           10H         USR           10H         SCC           10H         SCC           10H         TBHP           20H         AWR           43H         STALL           44H         SIES           46H         MISC           47H         Endpt_EN           48H         FIFO0           49H         FIFO1           4AH         FIFO2	04H	BP
07H         TBLP           08H         TBLH           09H         WDTS           0AH         STATUS           0BH         INTC           0CH         TMR0           0EH         TMR0C           0FH         TMR1H           10H         TMR1L           11H         TMR1C           12H         PA           13H         PAC           14H         PB           15H         PBC           16H         PC           17H         PCC           18H         USR           10H         USR           10H         SCC           10H         SCC           10H         TBHP           20H         AWR           43H         STALL           44H         SIES           46H         MISC           47H         Endpt_EN           48H         FIFO0           49H         FIFO1           4AH         FIFO2	05H	ACC
08H         TBLH           09H         WDTS           0AH         STATUS           0BH         INTC           0CH         TMR0           0EH         TMR0C           0FH         TMR1H           10H         TMR1L           11H         TMR1C           12H         PA           13H         PAC           14H         PB           15H         PBC           16H         PC           17H         PCC           18H         USR           10H         USR           10H         USR           10H         SCC           10H         TBHP           20H         AWR           43H         STALL           44H         SIES           46H         MISC           47H         Endpt_EN           48H         FIFO0           49H         FIFO1           4AH         FIFO2	06H	PCL
09H         WDTS           08H         INTC           0CH         INTC           0DH         TMR0           0EH         TMR0C           0FH         TMR1H           10H         TMR1L           11H         TMR1C           12H         PA           13H         PAC           14H         PB           15H         PBC           16H         PC           17H         PCC           18H         USR           1CH         SCC           1DH         IBH           1EH         TBHP           20H         AWR           43H         STALL           44H         AWR           45H         SIES           46H         MISC           47H         Endpt_EN           48H         FIFO0           49H         FIFO1           4AH         FIFO2	07H	TBLP
0AH         STATUS           0BH         INTC           0CH         INTC           0DH         TMR0           0EH         TMR0C           0FH         TMR1H           10H         TMR1L           11H         TMR1C           12H         PA           13H         PAC           14H         PB           15H         PBC           16H         PC           17H         PCC           18H         USR           10H         USR           10H         SCC           10H         SCC           10H         TBHP           20H         AWR           43H         STALL           44H         SIES           46H         MISC           47H         Endpt_EN           48H         FIFO           49H         FIFO           4AH         FIFO	H80	TBLH
0BH         INTC           0CH         TMR0           0EH         TMR0C           0FH         TMR1H           10H         TMR1L           11H         TMR1C           12H         PA           13H         PAC           14H         PB           15H         PBC           16H         PC           17H         PCC           18H         USR           1CH         SCC           1DH         IEH           1EH         TBHP           20H         41H           42H         AWR           43H         STALL           44H         45H           45H         SIES           46H         MISC           47H         Endpt_EN           48H         FIFO0           49H         FIFO1           4AH         FIFO2	09H	WDTS
OCH ODH TMR0 OEH TMR0C OFH TMR1H TOH TMR1L  11H TMR1C 12H PA 13H PAC 14H PB 15H PBC 16H PC 17H PCC 18H 19H 1AH USC 1BH USR 1CH SCC 1DH 1EH 1FH TBHP 20H 41H Pipe_ctrl 42H AWR 43H STALL 44H 45H SIES 46H MISC 47H Endpt_EN 48H FIFOO 49H FIFO1 4AH FIFO2	0AH	STATUS
ODH         TMR0           0EH         TMR0C           0FH         TMR1H           10H         TMR1L           11H         TMR1C           12H         PA           13H         PAC           14H         PB           15H         PBC           16H         PC           17H         PCC           18H         USR           1CH         SCC           1DH         IEH           1EH         TBHP           20H         41H         Pipe_ctrl           42H         AWR           43H         STALL           44H         45H         SIES           46H         MISC           47H         Endpt_EN           48H         FIFO0           49H         FIFO1           4AH         FIFO2	0BH	INTC
0EH         TMR0C           0FH         TMR1H           10H         TMR1L           11H         TMR1C           12H         PA           13H         PAC           14H         PB           15H         PBC           16H         PC           17H         PCC           18H         USC           18H         USR           1CH         SCC           1DH         1EH           1FH         TBHP           20H         41H           42H         AWR           43H         STALL           44H         45H           45H         SIES           46H         MISC           47H         Endpt_EN           48H         FIFO           49H         FIFO           4AH         FIFO	0CH	
OFH         TMR1H           10H         TMR1L           11H         TMR1C           12H         PA           13H         PAC           14H         PB           15H         PBC           16H         PC           17H         PCC           18H         USC           18H         USR           1CH         SCC           1DH         1EH           1FH         TBHP           20H         41H           42H         AWR           43H         STALL           44H         45H           45H         SIES           46H         MISC           47H         Endpt_EN           48H         FIFO0           49H         FIFO1           4AH         FIFO2	0DH	TMR0
10H TMR1L 11H TMR1C 12H PA 13H PAC 14H PB 15H PBC 16H PC 17H PCC 18H 19H 1AH USC 1BH USR 1CH SCC 1DH 1EH TBHP 20H 41H Pipe_ctrl 42H AWR 43H STALL 44H 45H SIES 46H MISC 47H Endpt_EN 48H FIFOO 49H FIFO1 41A TMR1C 41A PAC 41A TMR1C 41A PAC 41A TMR1C 41A PB 41A PAC	0EH	TMR0C
11H         TMR1C           12H         PA           13H         PAC           14H         PB           15H         PBC           16H         PC           17H         PCC           18H         USC           18H         USR           1CH         SCC           1DH         1EH           1FH         TBHP           20H         41H           43H         STALL           44H         44H           45H         SIES           46H         MISC           47H         Endpt_EN           48H         FIFO0           49H         FIFO1           4AH         FIFO2	0FH	TMR1H
12H PA 13H PAC 14H PB 15H PBC 16H PC 17H PCC 18H 19H 1AH USC 1BH USR 1CH SCC 1DH 1EH 1FH TBHP 20H 41H Pipe_ctrl 42H AWR 43H STALL 44H 45H SIES 46H MISC 47H Endpt_EN 49H FIFO0 49H FIFO0	10H	TMR1L
13H         PAC           14H         PB           15H         PBC           16H         PC           17H         PCC           18H         USC           18H         USR           1CH         SCC           1DH         IEH           1EH         TBHP           20H         41H         Pipe_ctrl           42H         AWR           43H         STALL           44H         SIES           46H         MISC           47H         Endpt_EN           48H         FIFO0           49H         FIFO1           4AH         FIFO2	11H	TMR1C
14H         PB           15H         PBC           16H         PC           17H         PCC           18H         PC           19H         USC           1BH         USR           1CH         SCC           1DH         TBHP           20H         Pipe_ctrl           42H         AWR           43H         STALL           44H         SIES           46H         MISC           47H         Endpt_EN           48H         FIFO0           49H         FIFO1           4AH         FIFO2	12H	PA
15H PBC 16H PC 17H PCC 18H 19H 14H USC 1BH USR 1CH SCC 1DH 1EH 1FH TBHP 20H 41H Pipe_ctrl 42H AWR 43H STALL 44H 45H SIES 46H MISC 47H Endpt_EN 49H FIFO1 4AH FIFO2	13H	PAC
16H PC 17H PCC 18H 19H 19H 1AH USC 1BH USR 1CH SCC 1DH 1EH 1FH TBHP 20H 41H Pipe_ctrl 42H AWR 43H STALL 44H 45H SIES 46H MISC 47H Endpt_EN 49H FIFO1 4AH FIFO2	14H	PB
17H PCC  18H  19H  1AH USC  1BH USR  1CH SCC  1DH  1EH  1FH TBHP  20H  41H Pipe_ctrl  42H AWR  43H STALL  44H  45H SIES  46H MISC  47H Endpt_EN  48H FIFOO  49H FIFO1  4AH	15H	PBC
18H       19H       1AH     USC       1BH     USR       1CH     SCC       1DH     IEH       1FH     TBHP       20H     TBHP       42H     AWR       43H     STALL       44H     SIES       46H     MISC       47H     Endpt_EN       48H     FIFO0       49H     FIFO1       4AH     FIFO2	16H	PC
19H  1AH USC  1BH USR  1CH SCC  1DH  1EH  1FH TBHP  20H  41H Pipe_ctrl  42H AWR  43H STALL  44H  45H SIES  46H MISC  47H Endpt_EN  49H FIFO0  49H FIFO1  4AH	17H	PCC
1AH USC 1BH USR 1CH SCC 1DH 1EH 1FH TBHP 20H 41H Pipe_ctrl 42H AWR 43H STALL 44H 45H SIES 46H MISC 47H Endpt_EN 48H FIFO0 49H FIFO1 4AH FIFO2	18H	
1BH USR 1CH SCC 1DH 1EH 1FH TBHP 20H 41H Pipe_ctrl 42H AWR 43H STALL 44H 45H SIES 46H MISC 47H Endpt_EN 48H FIFO0 49H FIFO1 4AH FIFO2	19H	
1CH SCC  1DH  1EH  1FH TBHP  20H  41H Pipe_ctrl  42H AWR  43H STALL  44H  45H SIES  46H MISC  47H Endpt_EN  48H FIFO0  49H FIFO1  4AH FIFO2	1AH	USC
1DH	1BH	USR
1EH	1CH	SCC
1FH TBHP 20H 41H Pipe_ctrl 42H AWR 43H STALL 44H 45H SIES 46H MISC 47H Endpt_EN 48H FIFO0 49H FIFO1 4AH FIFO2	1DH	
20H 41H Pipe_ctrl 42H AWR 43H STALL 44H 45H SIES 46H MISC 47H Endpt_EN 48H FIFO0 49H FIFO1 4AH FIFO2	1EH	
41H Pipe_ctrl 42H AWR 43H STALL 44H 45H SIES 46H MISC 47H Endpt_EN 48H FIFO0 49H FIFO1 4AH FIFO2	1FH	TBHP
42H AWR 43H STALL 44H 45H SIES 46H MISC 47H Endpt_EN 48H FIFO0 49H FIFO1 4AH FIFO2	20H	
43H STALL  44H  45H SIES  46H MISC  47H Endpt_EN  48H FIFO0  49H FIFO1  4AH FIFO2	41H	Pipe_ctrl
44H 45H SIES 46H MISC 47H Endpt_EN 48H FIFO0 49H FIFO1 4AH FIFO2	42H	AWR
45H SIES 46H MISC 47H Endpt_EN 48H FIFO0 49H FIFO1 4AH FIFO2	43H	STALL
46H MISC 47H Endpt_EN 48H FIFO0 49H FIFO1 4AH FIFO2	44H	
47H	45H	SIES
48H FIFO0 49H FIFO1 4AH FIFO2	46H	MISC
49H FIFO1 4AH FIFO2	47H	Endpt_EN
4AH FIFO2	48H	FIFO0
	49H	FIFO1
4BH FIFO3	4AH	FIFO2
	4BH	FIFO3

Bank 1 RAM Mapping

#### Accumulator

The accumulator is closely related to ALU operations. It is also mapped to location 05H of the data memory and can carry out immediate data operations. The data movement between two data memory locations must pass through the accumulator.

### Arithmetic and Logic Unit - ALU

This circuit performs 8-bit arithmetic and logic operations. The ALU provides the following functions:

- Arithmetic operations (ADD, ADC, SUB, SBC, DAA)
- Logic operations (AND, OR, XOR, CPL)
- Rotation (RL, RR, RLC, RRC)
- Increment and Decrement (INC, DEC)
- Branch decision (SZ, SNZ, SIZ, SDZ ....)

The ALU not only saves the results of a data operation but also changes the status register.

#### Status Register - STATUS

This 8-bit register (0AH) contains the zero flag (Z), carry flag (C), auxiliary carry flag (AC), overflow flag (OV), power down flag (PDF), and watchdog time-out flag (TO). It also records the status information and controls the operation sequence.

With the exception of the TO and PDF flags, bits in the status register can be altered by instructions like most other registers. Any data written into the status register will not change the TO or PDF flag. In addition, operations related to the status register may give different results from those intended.

The TO flag can be affected only by a system power-up, a WDT time-out or executing the "CLR WDT" or "HALT" instruction. The PDF flag can be affected only by executing the "HALT" or "CLR WDT" instruction or during a system power-up.

The Z, OV, AC and C flags generally reflect the status of the latest operations.

In addition, upon entering the interrupt sequence or executing a subroutine call, the status register will not be automatically pushed onto the stack. If the contents of the status are important and if the subroutine can corrupt the status register, precautions must be taken to save it properly.

#### Interrupt

The device provides an external interrupt and internal timer/event counter interrupts. The Interrupt Control Register (INTC;0BH) contains the interrupt control bits to set the enable/disable and the interrupt request flags.

Once an interrupt subroutine is serviced, all the other interrupts will be blocked (by clearing the EMI bit). This scheme may prevent any further interrupt nesting. Other interrupt requests may occur during this interval but only the interrupt request flag is recorded. If a certain interrupt requires servicing within the service routine, the EMI bit and the corresponding bit of the INTC may be set to allow interrupt nesting. If the stack is full, the interrupt request will not be acknowledged, even if the related interrupt is enabled, until the SP is decremented. If immediate service is desired, the stack must be prevented from becoming full.

All these kinds of interrupts have a wake-up capability. As an interrupt is serviced, a control transfer occurs by pushing the program counter onto the stack, followed by



Bit No.	Label	Function
0	С	C is set if an operation results in a carry during an addition operation or if a borrow does not take place during a subtraction operation; otherwise C is cleared. C is also affected by a rotate through carry instruction.
1	AC	AC is set if an operation results in a carry out of the low nibbles in addition or no borrow from the high nibble into the low nibble in subtraction; otherwise AC is cleared.
2	Z	Z is set if the result of an arithmetic or logic operation is zero; otherwise Z is cleared.
3	OV	OV is set if an operation results in a carry into the highest-order bit but not a carry out of the highest-order bit, or vice versa; otherwise OV is cleared.
4	PDF	PDF is cleared by a system power-up or executing the "CLR WDT" instruction. PDF is set by executing the "HALT" instruction.
5	ТО	TO is cleared by a system power-up or executing the "CLR WDT" or "HALT" instruction. TO is set by a WDT time-out.
6~7	_	Unused bit, read as "0"

#### Status (0AH) Register

a branch to a subroutine at a specified location in the program memory. Only the program counter is pushed onto the stack. If the contents of the register or status register (STATUS) are altered by the interrupt service program which corrupts the desired control sequence, the contents should be saved in advance.

The USB interrupts are triggered by the following USB events and the related interrupt request flag (USBF; bit 4 of the INTC) will be set.

- · Access of the corresponding USB FIFO from PC
- The USB suspend signal from PC
- The USB resume signal from PC
- USB Reset signal

When the interrupt is enabled, the stack is not full and the external interrupt is active, a subroutine call to location 04H will occur. The interrupt request flag (USBF) and EMI bits will be cleared to disable other interrupts.

When the PC Host access the FIFO of the HT82M9BEE/HT82M9BAE, the corresponding request bit of the USR is set, and a USB interrupt is triggered. So user can easily decide which FIFO is accessed. When

the interrupt has been served, the corresponding bit should be cleared by firmware. When the HT82M9BEE/HT82M9BAE receives a USB Suspend signal from the Host PC, the suspend line (bit0 of the USC) of the HT82M9BEE/HT82M9BAE is set and a USB interrupt is also triggered.

When the HT82M9BEE/HT82M9BAE receives a Resume signal from the Host PC, the resume line (bit3 of the USC) of the HT82M9BEE/HT82M9BAE are set and a USB interrupt is triggered.

Whenever a USB reset signal is detected, the USB interrupt is triggered and URST\_Flag bit of the USC register is set. When the interrupt has been served, the bit should be cleared by firmware.

The internal Timer/Event Counter 0 interrupt is initialized by setting the Timer/Event Counter 0 interrupt request flag (bit 5 of the INTC), caused by a Timer 0 overflow. When the interrupt is enabled, the stack is not full and the T0F bit is set, a subroutine call to location 08H will occur. The related interrupt request flag (T0F) will be reset and the EMI bit cleared to disable further interrupts.

Bit No.	Label	Function
0	EMI	Controls the master (global) interrupt (1=enable; 0=disable)
1	EUI	Controls the USB interrupt (1=enable; 0= disable)
2	ET0I	Controls the Timer/Event Counter 0 interrupt (1=enable; 0=disable)
3	ET1I	Controls the Timer/Event Counter 1 interrupt (1=enable; 0=disable)
4	USBF	USB interrupt request flag (1=active; 0=inactive)
5	T0F	Internal Timer/Event Counter 0 request flag (1:active; 0:inactive)
6	T1F	Internal Timer/Event Counter 1 request flag (1:active; 0:inactive)
7	_	Unused bit, read as "0"

#### INTC (0BH) Register

Rev. 1.20 10 August 13, 2007



The internal Timer/Event Counter 1 interrupt is initialized by setting the Timer/Event Counter 1 interrupt request flag (bit 6 of the INTC0), caused by a Timer 1 overflow. When the interrupt is enabled, the stack is not full and the T1F is set, a subroutine call to location 0CH will occur. The related interrupt request flag (T1F) will be reset and the EMI bit cleared to disable further interrupts.

During the execution of an interrupt subroutine, other interrupt acknowledge signals are held until the "RETI" instruction is executed or the EMI bit and the related interrupt control bit are set to 1 (if the stack is not full). To return from the interrupt subroutine, "RET" or "RETI" may be invoked. RETI will set the EMI bit to enable an interrupt service, but RET will not.

Interrupts, occurring in the interval between the rising edges of two consecutive T2 pulses, will be serviced on the latter of the two T2 pulses, if the corresponding interrupts are enabled. In the case of simultaneous requests the following table shows the priority that is applied. These can be masked by resetting the EMI bit.

Interrupt Source	Priority	Vector
USB interrupt	1	04H
Timer/Event Counter 0 overflow	2	08H
Timer/Event Counter 1 overflow	3	0CH

Once the interrupt request flags (T0F/T1F, USBF) are set, they will remain in the INTC register until the interrupts are serviced or cleared by a software instruction.


It is recommended that a program does not use the "CALL subroutine" within the interrupt subroutine. Interrupts often occur in an unpredictable manner or need to be serviced immediately in some applications. If only one stack is left and enabling the interrupt is not well controlled, the original control sequence will be damaged once the "CALL" operates in the interrupt subroutine.

#### **Oscillator Configuration**

There is an oscillator circuit in the microcontroller.



**System Oscillator** 



This oscillator is designed for system clocks. The HALT mode stops the system oscillator and ignores an exter-

A crystal across OSC1 and OSC2 is needed to provide

the feedback and phase shift required for the oscillator.

No other external components are required. In stead of

a crystal, a resonator can also be connected between

OSC1 and OSC2 to get a frequency reference, but two


nal signal to conserve power.

The WDT oscillator is a free running on-chip RC oscillator, and no external components are required. Even if the system enters the power down mode, the system clock is stopped, but the WDT oscillator still works within a period of approximately 31µs. The WDT oscillator can be disabled by ROM code option to conserve power.

#### Watchdog Timer - WDT

The WDT clock source is implemented by a dedicated RC oscillator (WDT oscillator), or instruction clock (system clock divided by 4), determine by ROM code option. This timer is designed to prevent a software malfunction or sequence from jumping to an unknown location with unpredictable results. The Watchdog Timer can be disabled by ROM code option. If the Watchdog Timer is disabled, all the executions related to the WDT result in no operation.

Once the internal WDT oscillator (RC oscillator with a period of  $31\mu s/5V$  normally) is selected, it is first divided by 256 (8-stage) to get the nominal time-out period of 8ms/5V. This time-out period may vary with temperatures, VDD and process variations. By invoking the WDT prescaler, longer time-out periods can be realized. Writing data to WS2, WS1, WS0 (bits 2, 1, 0 of the WDTS) can give different time-out periods. If WS2, WS1, and WS0 are all equal to 1, the division ratio is up to 1:128, and the maximum time-out period is 1s/5V. If the WDT oscillator is disabled, the WDT clock may still come from the instruction clock and operates in the same manner except that in the HALT state the WDT may stop counting and lose its protecting purpose. In this situation the logic can only be restarted by external



Watchdog Timer



logic. The high nibble and bit 3 of the WDTS are reserved for user defined flags, which can only be set to "10000" (WDTS.7~WDTS.3).

If the device operates in a noisy environment, using the on-chip 32kHz RC oscillator (WDT OSC) is strongly recommended, since the HALT will stop the system clock.

WS2	WS2 WS1 WS0		Division Ratio
0	0	0	1:1
0	0	1	1:2
0	1	0	1:4
0	1	1	1:8
1	0	0	1:16
1	0	1	1:32
1	1	0	1:64
1	1	1	1:128

WDTS (09H) Register

The WDT overflow under normal operation will initialize a "chip reset" and set the status bit "TO". But in the HALT mode, the overflow will initialize a "warm reset" and only the program counter and SP are reset to zero. To clear the contents of the WDT (including the WDT prescaler), three methods are adopted; external reset (a low level to RES), software instruction and a "HALT" instruction. The software instruction include "CLR WDT" and the other set - "CLR WDT1" and "CLR WDT2". Of these two types of instruction, only one can be active depending on the ROM code option - "CLR WDT times selection option". If the "CLR WDT" is selected (i.e. CLRWDT times is equal to one), any execution of the "CLR WDT" instruction will clear the WDT. In the case that "CLR WDT" and "CLR WDT" are chosen (i.e. CLRWDT times is equal to two), these two instructions must be executed to clear the WDT; otherwise, the WDT may reset the chip as a result of time-out.

#### **Power Down Operation - HALT**

The HALT mode is initialized by the "HALT" instruction and results in the following:

- The system oscillator will be turned off but the WDT oscillator remains running (if the WDT oscillator is selected).
- The contents of the on-chip RAM and registers remain unchanged.
- The WDT and WDT prescaler will be cleared and recounted again (if the WDT clock is from the WDT oscillator).
- All of the I/O ports remain in their original status.
- The PDF flag is set and the TO flag is cleared.

The system can leave the HALT mode by means of an external reset, an interrupt, an external falling edge signal on port A or a WDT overflow. An external reset causes a device initialization and the WDT overflow performs a "warm reset". After the TO and PDF flags are examined, the cause for chip reset can be determined. The PDF flag is cleared by a system power-up or executing the "CLR WDT" instruction and is set when executing the "HALT" instruction. The TO flag is set if the WDT time-out occurs, and causes a wake-up that only resets the program counter and SP; the others remain in their original status.

The port A wake-up and interrupt methods can be considered as a continuation of normal execution. Each bit in port A can be independently selected to wake-up the device by mask option. Awakening from an I/O port stimulus, the program will resume execution of the next instruction. If it awakens from an interrupt, two sequence may occur. If the related interrupt is disabled or the interrupt is enabled but the stack is full, the program will resume execution at the next instruction. If the interrupt is enabled and the stack is not full, the regular interrupt response takes place. If an interrupt request flag is set to "1" before entering the HALT mode, the wake-up function of the related interrupt will be disabled. Once a wake-up event occurs, it takes 1024 t<sub>SYS</sub> (system clock period) to resume normal operation. In other words, a dummy period will be inserted after a wake-up. If the wake-up results from an interrupt acknowledge signal, the actual interrupt subroutine execution will be delayed by one or more cycles. If the wake-up results in the next instruction execution, this will be executed immediately after the dummy period is finished.

To minimize power consumption, all the I/O pins should be carefully managed before entering the HALT status.

#### Reset

There are four ways in which a reset can occur:

- RES reset during normal operation
- RES reset during HALT
- WDT time-out reset during normal operation
- USB reset

The WDT time-out during HALT is different from other chip reset conditions, since it can perform a "warm reset" that resets only the program counterand SP, leaving the other circuits in their original state. Some registers remain unchanged during other reset conditions. Most registers are reset to the "initial condition" when the reset conditions are met. By examining the PDF and TO flags, the program can distinguish between different "chip resets".

Rev. 1.20 12 August 13, 2007



то	PDF	RESET Conditions						
0	0	RES reset during power-up						
u	u	RES reset during normal operation						
0	1	RES wake-up HALT						
1	u	WDT time-out during normal operation						
1	1	WDT wake-up HALT						


Note: "u" stands for "unchanged"

To guarantee that the system oscillator is started and stabilized, the SST (System Start-up Timer) provides an extra delay of 1024 system clock pulses when the system resets (power-up, WDT time-out or RES reset) or the system awakes from the HALT state.


When a system reset occurs, the SST delay is added during the reset period. Any wake-up from HALT will enable the SST delay.


The functional unit chip reset status are shown below.

Program Counter	000H
Interrupt	Disable
Prescaler	Clear
WDT	Clear. After master reset, WDT begins counting
Timer/event Counter	Off
Input/output Ports	Input mode
Stack Pointer	Points to the top of the stack



**Reset Circuit** 





**Reset Configuration** 

The registers status are summarized in the following table.

Register	Reset (Power On)	WDT Time-out (Normal Operation)	RES Reset (Normal Operation)	ormal RES Reset T		USB Reset (Normal)	USB Reset (HALT)
Program Counter	000H	000H	000Н 000Н		000H	000H	000H
MP0	xxxx xxxx	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu
MP1	XXXX XXXX	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu
ВР	0000 0000	0000 0000	0000 0000	0000 0000	0000 0000	0000 0000	0000 0000
ACC	XXXX XXXX	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu
TBLP	xxxx xxxx	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu
TBLH	XXXX XXXX	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu
WDTS	1000 0111	1000 0111	1000 0111	1000 0111	uuuu uuuu	1000 0111	1000 0111
STATUS	00 xxxx	1u uuuu	00 uuuu	00 uuuu	11 uuuu	uu uuuu	01 uuuu
INTC	-000 0000	-000 0000	-000 0000	-000 0000	-uuu uuuu	-000 0000	-000 0000
TMR0	xxxx xxxx	0000 0000	0000 0000	0000 0000	uuuu uuuu	uuuu uuuu	uuuu uuuu

Rev. 1.20 13 August 13, 2007



Register	Reset (Power On)	WDT Time-out (Normal Operation)	RES Reset (Normal Operation)	RES Reset (HALT)	WDT Time-out (HALT)*	USB Reset (Normal)	USB Reset (HALT)
TMR0C	00-0 1	00-0 1	00-0 1	00-0 1	uu-u u	00-0 1	00-0 1
TMR1H	XXXX XXXX	0000 0000	0000 0000	0000 0000	uuuu uuuu	uuuu uuuu	uuuu uuuu
TMR1L	XXXX XXXX	0000 0000	0000 0000	0000 0000	uuuu uuuu	uuuu uuuu	uuuu uuuu
TMR1C	00-0 1	00-0 1	00-0 1	00-0 1	uu-u u	00-0 1	00-0 1
PA	1111 1111	xxxx xxxx	1111 1111	1111 1111	xxxx xxxx	1111 1111	1111 1111
PAC	1111 1111	xxxx xxxx	1111 1111	1111 1111	xxxx xxxx	1111 1111	1111 1111
РВ	1111 1111	xxxx xxxx	1111 1111	1111 1111	xxxx xxxx	1111 1111	1111 1111
PBC	1111 1111	XXXX XXXX	1111 1111	1111 1111	XXXX XXXX	1111 1111	1111 1111
PC	1111 1111	1111 xxxx	1111 1111	1111 1111	1111 xxxx	1111 1111	1111 1111
PCC	1111 1111	1111 xxxx	1111 1111	1111 1111	1111 xxxx	1111 1111	1111 1111
USC	11xx 0000	11xx xuux	11xx 0000	11xx 0000	11xx xuux	1100 0u00	1100 0u00
USR	0000 0000	u0uu 0u00	0000 0000	0000 0000	u0uu uuuu	u1uu 0000	u1uu 0000
scc	0000 0000	uu00 u000	0000 0000	0000 0000	uu0u u000	uu00 u000	uu00 u000
TBHP	0000 0000	000u uuuu	000u uuuu	000u uuuu	000u uuuu	000u uuuu	000u uuuu
Pipe_ctrl	0000 1110	0000 0uuu	0000 1110	0000 1110	0000 1110	0000 1110	0000 1110
AWR	0000 0000	uuuu uuuu	0000 0000	0000 0000	uuuu uuuu	0000 0000	0000 0000
STALL	0000 1110	0000 uuuu	0000 1110	0000 1110	0000 uuuu	0000 0000	0000 0000
SIES	0100 0000	uuuu uuuu	0100 0000	0100 0000	uuuu uuuu	0000 0000	0000 0000
MISC	0x00 0000	uuuu uuuu	0000 0000	0000 0000	uuuu uuuu	0000 0000	0000 0000
Endpt_EN	0000 1111	0000 uuuu	0000 1111	0000 1111	0000 1111	0000 1111	0000 1111
FIFO0	xxxx xxxx	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu	0000 0000	0000 0000
FIFO1	xxxx xxxx	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu	0000 0000	0000 0000
FIFO2	XXXX XXXX	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu	0000 0000	0000 0000
FIFO3	XXXX XXXX	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu	0000 0000	0000 0000

Note: "\*" stands for "warm reset"
"u" stands for "unchanged"

"x" stands for "unknown"

### Timer/Event Counter

Two timer/event counters (TMR0, TMR1) are implemented in the microcontroller. The Timer/Event Counter 0 contains an 8-bit programmable count-up counter and the clock may comes from an external source or from  $f_{\mbox{\scriptsize SYS}}/4.$ 

The Timer/Event Counter 1 contains an 16-bit programmable count-up counter and the clock may come from an external source or from the system clock divided by 4.

Using the internal clock source, there is only 1 reference time-base for Timer/Event Counter 0. The internal clock source is coming from  $f_{SYS}/4$ .

The external clock input allows the user to count external events, measure time intervals or pulse widths.

Using the internal clock source, there is only 1 reference time-base for Timer/Event Counter 1. The internal clock source is coming from  $f_{SYS}/4$ . The external clock input allows the user to count external events, measure time intervals or pulse widths.

There are 2 registers related to the Timer/Event Counter 0; TMR0 ([0DH]), TMR0C ([0EH]). Two physical registers are mapped to TMR0 location; writing TMR0 makes the starting value be placed in the Timer/Event Counter 0 preload register and reading TMR0 gets the contents of the Timer/Event Counter 0. The TMR0C is a timer/event counter control register, which defines some options.

Rev. 1.20 14 August 13, 2007



There are 3 registers related to Timer/Event Counter 1; TMR1H (0FH), TMR1L (10H), TMR1C (11H). Writing TMR1L will only put the written data to an internal lower-order byte buffer (8 bits) and writing TMR1H will transfer the specified data and the contents of the lower-order byte buffer to TMR1H and TMR1L preload registers, respectively. The Timer/Event Counter 1 preload register is changed by each writing TMR1H operations. Reading TMR1H will latch the contents of TMR1H and TMR1L counters to the destination and the lower-order byte buffer, respectively. Reading the TMR1L will read the contents of the lower-order byte buffer. The TMR1C is the Timer/Event Counter 1 control register, which defines the operating mode, counting enable or disable and active edge.

The TM0, TM1 bits define the operating mode. The event count mode is used to count external events, which means the clock source comes from an external (TMR0/TMR1) pin. The timer mode functions as a normal timer with the clock source coming from the  $f_{\rm SYS}/4$  (Timer0/Timer1). The pulse width measurement mode can be used to count the high or low level duration of the external signal (TMR0/TMR1). The counting is based on the  $f_{\rm SYS}/4$  (Timer0/Timer1).

In the event count or timer mode, once the Timer/Event Counter 0/1 starts counting, it will count from the current contents in the Timer/Event Counter 0/1 to FFH or FFFFH. Once overflow occurs, the counter is reloaded from the Timer/Event Counter 0/1 preload register and generates the interrupt request flag (T0F/T1F; bit 5/6 of INTC) at the same time.

In the pulse width measurement mode with the TON and TE bits equal to one, once the TMR0/TMR1 has received a transient from low to high (or high to low if the TE bits is "0") it will start counting until the TMR0/TMR1 returns to the original level and resets the TON. The measured result will remain in the Timer/Event Counter 0/1 even if the activated transient occurs again. In other words, only one cycle measurement can be done. Until setting the TON, the cycle measurement will function again as long as it receives further transient pulse. Note that, in this operating mode, the Timer/Event Counter 0/1 starts counting not according to the logic level but according to the transient edges. In the case of counter overflows, the counter 0/1 is reloaded from the Timer/Event Counter 0/1 preload register and issues the interrupt request just like the other two modes. To enable the counting operation, the timer ON bit (TON; bit 4 of TMR0C/TMR1C) should be set to 1. In the pulse width measurement mode, the TON will be cleared automatically after the measurement cycle is completed. But in the other two modes the TON can only be reset by instructions. The overflow of the Timer/Event Counter 0/1 is one of the wake-up sources. No matter what the operation mode is, writing a 0 to ET0I/ET1I can disable the corresponding interrupt services.

In the case of Timer/Event Counter 0/1 OFF condition, writing data to the Timer/Event Counter 0/1 preload register will also reload that data to the Timer/Event Counter 0/1. But if the Timer/Event Counter 0/1 is turned on, data written to it will only be kept in the Timer/Event Counter 0/1 preload register. The Timer/Event Counter 0/1 will still

Bit No.	Label	Function				
0~2, 5	_	Unused bit, read as "0"				
3	TE	To define the TMR0 active edge of Timer/Event Counter 0 (0=active on low to high; 1=active on high to low)				
4	TON	To enable/disable timer 0 counting (0=disabled; 1=enabled)				
6 7	TM0 TM1	To define the operating mode 01=Event count mode (external clock) 10=Timer mode (internal clock) 11=Pulse width measurement mode 00=Unused				


#### TMR0C (0EH) Register

Bit No.	Label	Function						
0~2, 5		Unused bit, read as "0"						
3	TE	To define the TMR1 active edge of Timer/Event Counter 1 (0=active on low to high; 1=active on high to low)						
4	TON	To enable/disable timer 1 counting (0=disabled; 1=enabled)						
6 7	TM0 TM1	To define the operating mode 01=Event count mode (external clock) 10=Timer mode (internal clock) 11=Pulse width measurement mode 00=Unused						


#### TMR1C (11H) Register

Rev. 1.20 15 August 13, 2007





**Timer/Event Counter 0** 



**Timer/Event Counter 1** 


operate until overflow occurs (a Timer/Event Counter 0/1 reloading will occur at the same time). When the Timer/Event Counter 0/1 (reading TMR0/TMR1) is read, the clock will be blocked to avoid errors. As clock blocking may results in a counting error, this must be taken into consideration by the programmer.

#### Input/Output Ports

There are 20 bidirectional input/output lines in the microcontroller, labeled from PA to PC, which are mapped to the data memory of [12H], [14H] and [16H] respectively. All of these I/O ports can be used for input

and output operations. For input operation, these ports are non-latching, that is, the inputs must be ready at the T2 rising edge of instruction "MOV A,[m]" (m=12H, 14H or 16H). For output operation, all the data is latched and remains unchanged until the output latch is rewritten.

Each I/O line has its own control register (PAC, PBC and PCC) to control the input/output configuration. With this control register, CMOS/NMOS/PMOS output or Schmitt trigger input with or without pull-high/low resistor structures can be reconfigured dynamically under software control. To function as an input, the corresponding latch of the control register must write a "1". The input source



Input/Output Ports

Rev. 1.20 16 August 13, 2007



also depends on the control register. If the control register bit is "1", the input will read the pad state. If the control register bit is "0", the contents of the latches will move to the internal bus. The latter is possible in the "read-modify-write" instruction. For output function, CMOS/NMOS/PMOS configurations can be selected (NMOS and PMOS are available for PA only). These control registers are mapped to locations 13H 15H and 17H.

After a chip reset, these input/output lines remain at high levels or in a floating state (depending on the pull-high/low options). Each bit of these input/output latches can be set or cleared by "SET [m].i" and "CLR [m].i" (m=12H, 14H or 16H) instructions.

Some instructions first input data and then follow the output operations. For example, "SET [m].i", "CLR [m].i", "CPL [m]", "CPLA [m]" read the entire port states into the CPU, execute the defined operations (bit-operation), and then write the results back to the latches or the accumulator.

Each line of PA0~PA7, PB4/SDA and PB7/SCL has the capability of waking-up the device.

There are pull-high/low options available for I/O lines. Once the pull-high/low option of an I/O line is selected, the I/O line have pull-high/low resistor. Otherwise, the pull-high/low resistor is absent. It should be noted that a non-pull-high/low I/O line operating in input mode will cause a floating state.

It is recommended that unused or not bonded out I/O lines should be set as output pins by software instruction to avoid consuming power under input floating state.


#### Low Voltage Reset - LVR

The microcontroller contains a low voltage reset circuit in order to monitor the supply voltage of the device. If the supply voltage of the device drops to within the range of 0.9V~V<sub>LVR</sub> such as might occur when changing the battery, the LVR will automatically reset the device internally


The LVR includes the following specifications:

- For a valid LVR signal, a low voltage (0.9V~V<sub>LVR</sub>) must exist for more than 1ms. If the low voltage state does not exceed 1ms, the LVR will ignore it and will not perform a reset function.
- The LVR uses the "OR" function with the external RES signal to perform a chip reset.

The relationship between  $V_{DD}$  and  $V_{LVR}$  is shown below.



Note: V<sub>OPR</sub> is the voltage range for proper chip operation at 6MHz or 12MHz system clock.



Note: \*1: To make sure that the system oscillator has stabilized, the SST provides an extra delay of 1024 system clock pulses before entering the normal operation.

\*2: A low voltage has to exist for more than 1ms, after that 1ms delay, the device enters a reset mode.

Rev. 1.20 17 August 13, 2007



#### **Data EEPROM Functional Description**

#### · Serial clock (SCL)

The SCL input is used for positive edge clock data into each EEPROM device and negative edge clock data out of each device.

#### · Serial data (SDA)

The SDA pin is bidirectional for serial data transfer. The pin is open-drain driven and may be wired-OR with any number of other open-drain or open collector devices.

#### **Memory Organization**

#### • 1K Serial EEPROM

Internally organized with 128 8-bit words, the 1K requires an 8-bit data word address for random word addressing.

#### **Device Operations**

#### · Clock and data transition

Data transfer may be initiated only when the bus is not busy. During data transfer, the data line must remain stable whenever the clock line is high. Changes in data line while the clock line is high will be interpreted as a START or STOP condition.

#### · Start condition


A high-to-low transition of SDA with SCL high is a start condition which must precede any other command (refer to Start and Stop Definition Timing diagram).

#### Stop condition

A low-to-high transition of SDA with SCL high is a stop condition. After a read sequence, the stop command will place the EEPROM in a standby power mode (refer to Start and Stop Definition Timing Diagram).

#### Acknowledge

All addresses and data words are serially transmitted to and from the EEPROM in 8-bit words. The EEPROM sends a zero to acknowledge that it has received each word. This happens during the ninth clock cycle.



#### **Device Addressing**

The 1K EEPROM devices all require an 8-bit device address word following a start condition to enable the chip for a read or write operation. The device address word consist of a mandatory one, zero sequence for the first four most significant bits (refer to the diagram showing the Device Address). This is common to all the EEPROM device.

The next three bits are the fixed to be "0".

The 8th bit of device address is the read/write operation select bit. A read operation is initiated if this bit is high and a write operation is initiated if this bit is low.

If the comparison of the device address succeed the EEPROM will output a zero at ACK bit. If not, the chip will return to a standby state.




#### **Write Operations**

#### · Byte write

A write operation requires an 8-bit data word address following the device address word and acknowledgment. Upon receipt of this address, the EEPROM will again respond with a zero and then clock in the first 8-bit data word. After receiving the 8-bit data word, the EEPROM will output a zero and the addressing device, such as a microcontroller, must terminate the write sequence with a stop condition. At this time the EEPROM enters an internally-timed write cycle to the non-volatile memory. All inputs are disabled during this write cycle and EEPROM will not respond until the write is completed (refer to Byte write timing).


#### Acknowledge polling

To maximise bus throughput, one technique is to allow the master to poll for an acknowledge signal after the start condition and the control byte for a write command have been sent. If the device is still busy implementing its write cycle, then no ACK will be returned. The master can send the next read/write command when the ACK signal has finally been received.



**Byte Write Timing** 





Acknowledge Polling Flow

#### · Read operations

The data EEPROM supports three read operations, namely, current address read, random address read and sequential read. During read operation execution, the read/write select bit should be set to "1".

#### · Current address read

The internal data word address counter maintains the last address accessed during the last read or write operation, incremented by one. This address stays valid between operations as long as the chip power is maintained. The address roll over during read from the last byte of the last memory page to the first byte of the first page. The address roll over during write from the


last byte of the current page to the first byte of the same page. Once the device address with the read/write select bit set to one is clocked in and acknowledged by the EEPROM, the current address data word is serially clocked out. The microcontroller should respond a No ACK (High) signal and following stop condition (refer to Current read timing).


#### · Random read

A random read requires a dummy byte write sequence to load in the data word address which is then clocked in and acknowledged by the EEPROM. The microcontroller must then generate another start condition. The microcontroller now initiates a current address read by sending a device address with the read/write select bit high. The EEPROM acknowledges the device address and serially clocks out the data word. The microcontroller should respond with a "no ACK" signal (high) followed by a stop condition. (refer to Random read timing).


#### · Sequential read

Sequential reads are initiated by either a current address read or a random address read. After the microcontroller receives a data word, it responds with an acknowledgment. As long as the EEPROM receives an acknowledgment, it will continue to increment the data word address and serially clock out sequential data words. When the memory address limit is reached, the data word address will roll over and the sequential read continues. The sequential read operation is terminated when the microcontroller responds with a "no ACK" signal (high) followed by a stop condition.






**Random Read Timing** 



Rev. 1.20 19 August 13, 2007



#### **Data EEPROM Timing Diagrams**



Note: The write cycle time t<sub>WR</sub> is the time from a valid stop condition of a write sequence to the end of the valid start condition of sequential command.

#### **USB** with MCU Interface

There are eight registers, including Pipe\_ctrl, Address+Remote\_WakeUp, STALL, SIES, MISC, Endpt\_EN and FIFO0~FIFO3 in this buffer function.

Register Name	Pipe_ctrl	Addr.+ Remote		SIES	MISC	Endpt_EN	FIFO0	FIFO1	FIFO2	FIFO3
Mem. Addr.	41H	42H	43H	45H	46H	47H	48H	49H	4AH	4BH

**Register Memory Mapping** 

Address+Remote\_WakeUp register represents current address and remote wake-up function. The initial value is "00000000" from MSB to LSB.

III.	egister Idress	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
010	000010B	R/W			Ad Default	Remote Wake-up Function 0: Not this function 1: The function exists				

Address+Remote\_WakeUp Register

#### STALL, Pipe\_ctrl and Endpt\_EN Registers

PIPE register represents whether the endpoint corresponding is accessed by host or not. After ACT\_EN signal being sent out, MCU can check which endpoint had been accessed. This register is set only after the time when host access the corresponding endpoint.

STALL register shows whether the endpoint corresponding works or not. As soon as the endpoint work improperly, the bit corresponding must be set.

Pipe\_ctrl register is used for configuring IN (Bit=1) or OUT (Bit=0) pipe. The default is define IN pipe. Where Bit0 (DATA0) of the Pipe\_ctrl register is used to setting the data toggle of any endpoint (except endpoint 0) using data toggles to the value DATA0. Once the user want the any endpoint (except endpoint 0) using data toggles to the value DATA0, the user can output a LOW pulse to this bit. The LOW pulse period must at least 10 instruction cycle.

Endpt\_EN register is used to enable or disable the corresponding endpoint (except endpoint 0). Enable Endpoint (Bit=1) or disable Endpoint (Bit=0).

Rev. 1.20 20 August 13, 2007



The bitmaps are list as follows:

Register Name	R/W	Register Address	Bit7~Bit4 Reserved	Bit 3	Bit 2	Bit 1	Bit 0	Default Value
Pipe_ctrl	R/W	01000001B		Pipe 3	Pipe 2	Pipe 1	Data 0	0000 1110
STALL	R/W	01000011B		Pipe 3	Pipe 2	Pipe 1	Pipe 0	0000 1110
Endpt_EN	R/W	01000111B	_	Pipe 3	Pipe 2	Pipe 1	Pipe 0	0000 1111

Pipe\_ctrl (41H), STALL (43H) and Endpt\_EN (47H) Registers

The SIES Register is used to indicate the present signal state which the USB SIE received and also determines whether the USB SIE has to change the device address automatically.

Bit No.	Function Read/Write		Register Address
7	MNI	R/W	
6	EOT	R	
5	CRC_ERR	R/W	
4	NAK	R	04000404P
3	IN R		01000101B
2	OUT	R/W	
1	F0_ERR	R/W	
0	Adr_set	R/W	

### SIES (45H) Registers Table

Function Name	Read/Write	Description			
Adr_set	R/W	This bit is used to configure the USB SIE to automatically change the device address with the value of the Address+Remote_WakeUp Register (42H). When this bit is set to 1 by F/W, the USB SIE will update the device address with the value of the Address+Remote_WakeUp Register (42H) after the PC Host has successfully read the data from the device by the IN operation. The USB SIE will clear the bit after updating the device address.  Otherwise, when this bit is cleared to "0", the USB SIE will update the device address immediately after an address is written to the Address+Remote_WakeUp Register (42H).			
F0_Err	R/W	This bit is used to indicate when there are some errors that occurred when the FIFC accessed.  This bit is set by the USB SIE and cleared by F/W.			
Out	R/W	This bit is used to indicate that there are OUT token (except for the OUT zero) that been received. The F/W clears the bit after the OUT data has been read. Also, this is be cleared by the USB SIE after the next valid SETUP token is received.			
IN	R	This bit is used to indicate that the current USB receiving signal from the PC Host is ken.			
NAK	R	This bit is used to indicate that the USB SIE has transmitted the NAK signal to the Host in response to the PC Host IN or OUT token.			
CRC_err	R/W	This bit indicates that there are CRC error (bit=1). The programmer must do something to save the device and keep it alive.  This bit is set by the USB SIE and cleared by F/W.			
EOT	R	End of transient flag, normal status is "1". If suspend="1" line & EOT="0" indicates that something is wrong in the USB Interface. The programmer must do something to save the device and keep it alive.			
MNI	R/W	This bit is for masking the NAK interrupt when MNI="1", the default value="0"			

### SIES Function Table

Rev. 1.20 21 August 13, 2007



The MISC register is actually a command + status to control the desired FIFO action and to show the status of the desired FIFO. Every bit's meaning and usage are listed as follows:

Bit No.	Function	Read/Write	Register Address
7	Len0	R/W	
6	Ready	R	
5	Set CMD	R/W	
4	Sel_pipe1	R/W	04000440D
3	Sel_pipe0	R/W	01000110B
2	Clear	R/W	
1	Tx	R/W	
0	Request	R/W	

#### MISC (46H) Registers Table

Function Name	Read/Write	Description
Request	R/W	After setting the other desired status, FIFO can be requested by setting this bit high active. After work has been done, this bit must be set low.
Tx	R/W	Represents the direction and transition end of the MCU accesses. When being set as logic 1, the MCU wants to write data to FIFO. After work has been done, this bit must be set to logic 0 before terminating the request to represent a transition end. For reading action, this bit must be set to logic 0 to indicate that the MCU wants to read and must be set to logic 1 after work is done.
Clear	R/W	Represents MCU clear requested FIFO, even if FIFO is not ready.
Sel_pipe1 Sel_pipe0	R/W	Determines which FIFO is desired, "00" for FIFO0, "01" for FIFO1, "10" for FIFO 2 and "11" for FIFO3
Set CMD	R/W	Shows that the data in FIFO is setup as command. This bit will be cleared by firmware. So, even if the MCU is busy, nothing is missed by the SETUP command from the host.
Ready	R	Indicates that the desired FIFO is ready to work.
Len0	R/W	Indicates that the host sent a 0-sized packet to the MCU. This bit must be cleared by a read action to the corresponding FIFO. Also, this bit will be cleared by the USB SIE after the next valid SETUP token is received.

#### MISC Function Table

The HT82M9BEE/HT82M9BAE have two  $8\times 8$  bidirectional FIFO for the three endpoints (control and Interrupt). User can easily read/write the FIFO data by accessing the corresponding FIFO pointer register (FIFO0, FIFO1, FIFO2, FIFO3). The following are two examples for reading and writing the FIFO data:

HT82M9BEE/HT82M9BAE FIFO is read by packet. To read from FIFO, the following should be followed:

- Select one set of FIFO, set in the read mode (MISC TX bit = 0), and set the REQ bit to "1".
- Check the ready bit until the status = 1
- Read through the FIFO pointer register, and record the data number that has been read.
- Repeat steps 2 and 3 until the ready bit becomes 0 which indicates the end of the FIFO data reading.
- Set MISC TX bit = 1
- Clear the REQ bit to 0. Complete reading.

User reads the data through the FIFO pointer register, user has to record the number of bytes to be read.

The HT82M9BEE/HT82M9BAE allows a maximum of 8 bytes of data in each packet.

The HT82M9BEE/HT82M9BAE FIFO is written by packet. To write to FIFO, the following should be followed:

- Select a set of FIFO, set in the write mode (MISC TX bit = 1), and set the REQ bit to "1"
- Check the ready bit until the status = 1
- Write through the FIFO pointer register and take down the data number that has been written
- Repeat steps 2 and 3 until writing is complete or the ready bit becomes 0 which indicates that the FIFO no longer allows any data writing.
- Set MISC TX bit = 0
- Clear the REQ bit to 0. Complete writing.

User writes the data through the FIFO pointer register, user has to record the number of bytes that have been written. The HT82M9BEE/HT82M9BAE allows a maximum of 8 bytes of data in each packet.

Rev. 1.20 22 August 13, 2007



There are some timing constrains and usages illustrated here. By setting the MISC register, the MCU can perform reading, writing and clearing actions. There are some examples shown in the following table for endpoint FIFO reading, writing and clearing.

Actions	MISC Setting Flow and Status
Read FIFO0 sequence	00H→01H→delay of 2 $\mu$ s, check 41H→read* from FIFO0 register and check if not ready (01H)→03H→02H
Write FIFO1 sequence	0AH $\to$ 0BH $\to$ delay of 2 $\mu$ s, check 4BH $\to$ write* to FIFO1 register and check if not ready (0BH) $\to$ 09H $\to$ 08H
Check whether FIFO0 can be read or not	00H→01H→delay of 2μs, check 41H (if ready) or 01H (if not ready) →00H
Check whether FIFO1 can be written to or not	0AH→0BH→delay of 2μs, check 4BH (if ready) or 0BH (if not ready) →0AH
Write 0-sized packet sequence to FIFO 0	02H→03H→delay of 2μs, check 43H→01H→00H


Note: \*: There are 2µs gap existing between 2 reading actions or between 2 writing actions

Register Name	R/W	Register Address	Bit7~Bit0
FIFO0	R/W	01001000B	Data7~Data0
FIFO1	R/W	01001001B	Data7~Data0
FIFO2	R/W	01001010B	Data7~Data0
FIFO3	R/W	01001011B	Data7~Data0

FIFO Register Address Table

#### **USB Active Pipe Timing**

The USB active pipe accessed by the host cannot be used by the MCU simultaneously. When the host finishes its work, the signal, a USB\_INT will be produced to tell the MCU that the pipe can be used and the acted pipe No. will be shown in the signal, ACT\_PIPE as well. The timing is illustrated in the figure below.



**USB Active Pipe Timing** 

#### Suspend Wake-Up and Remote Wake-Up


If there is no signal on the USB bus for over 3ms, the HT82M9BEE/HT82M9BAE will go into a suspend mode. The Suspend line (bit 0 of the USC) will be set to 1 and a USB interrupt is triggered to indicate that the HT82M9BEE/HT82M9BAE should jump to the suspend state to meet the  $500\mu A$  USB suspend current spec.

In order to meet the  $500\mu A$  suspend current, the programmer should disable the USB clock by clearing the USBCKEN (bit3 of the SCC) to "0". The suspend current is  $400\mu A$ .

When the resume signal is sent out by the host, the HT82M9BEE/HT82M9BAE will wake-up the MCU by USB interrupt and the Resume line (bit 3 of the USC) is set. In order to make the HT82M9BEE/HT82M9BAE function properly, the programmer must set the USBCKEN (bit 3 of the SCC) to 1 and clear the SUSP2 (bit4 of the SCC). Since the Resume signal will be

cleared before the Idle signal is sent out by the host and the Suspend line (bit 0 of the USC) is going to "0". So when the MCU is detecting the Suspend line (bit0 of the USC), the Resume line should be remembered and taken into consideration.

After finishing the resume signal, the suspend line will go inactive and a USB interrupt is triggered. The following is the timing diagram:




The device with remote wake-up function can wake-up the USB Host by sending a wake-up pulse through RMWK (bit 1 of USC). Once the USB Host receive the wake-up signal

Rev. 1.20 23 August 13, 2007



from the HT82M9BEE/HT82M9BAE, it will send a Resume signal to the device. The timing is as follows:



# To Configure the HT82M9BEE/HT82M9BAE as PS2 Device

The HT82M9BEE/HT82M9BAE can be defined as a USB interface or a PS2 interface by configuring the SPS2 (bit 4 of the USR) and SUSB (bit 5 of the USR). If SPS2=1, and SUSB=0, the HT82M9BEE/HT82M9BAE

is defined as PS2 interface, pin USBD- is now defined as PS2 Data pin and USBD+ is now defined as PS2 Clk pin. The user can easily read or write to the PS2 Data or PS2 Clk pin by accessing the corresponding bit PS2DAI (bit 4 of the USC), PS2CKI (bit 5 of the USC), PS2DAO (bit 6 of the USC) and S2CKO (bit 7 of the USC) respectively.

The user should make sure that in order to read the data properly, the corresponding output bit must be set to "1". For example, if user wants to read the PS2 Data by reading PS2DAI, the PS2DAO should be set to "1". Otherwise it always read a "0".

If SPS2=0, and SUSB=1, the HT82M9BEE/HT82M9BAE is defined as a USB interface. Both the USBD- and USBD+ are driven by the USB SIE of the HT82M9BEE/HT82M9BAE. User only writes or reads the USB data through the corresponding FIFO.

Both SPS2 and SUSB default is "0".

### I/O Port Special Registers Definition

• Port-A (12H) - PA

Bit No.	Label	Read/Write	Option	Functions
0~3	PA0~PA3	R/W	_	I/O (R/W) has pull-low and pull-high option. Has falling edge wake-up option.
4~6	PA4~PA6	R/W	_	I/O (R/W) has pull-high option. Has falling edge wake-up option.
7	PA7	R/W	_	I/O (R/W) has pull-high option. Has falling edge wake-up option, pin-shared with timer input pin.

PA (12H) Register

Port-A Control (13H) – PAC
 This port configure the input or output mode of Port-A

### • Port-B Control (14H) - PB

Bit No.	Label	Read/Write	Option	Functions
0	PB0	R/W	_	I/O (R/W), has pull-high option
1	PB1	R/W	_	I/O (R/W), has pull-high option
2	PB2	R/W	_	I/O (R/W), has pull-low and pull-high option
3	PB3	R/W	_	I/O (R/W), has pull-low and pull-high option
4	PB4/SDA	R/W	_	I/O (R/W), has pull-high option, can wake-up
5	PB5	R/W	_	I/O (R/W), has pull-high option
6	PB6	R/W	_	I/O (R/W), has pull-high option
7	PB7/SCL	R/W	_	I/O (R/W), has pull-high option, can wake-up

PB (14H) Register

• Port-B Control (15H) - PBC

This port configures the input or output mode of Port-B for I/O mode

Rev. 1.20 24 August 13, 2007



#### • Port-C Control (16H) - PC

Bit No.	Label	Read/Write	Option	Functions
0~3	PC0~PC3	R/W	_	I/O (R/W), has pull-high option
4~7	PC4~PC7	R/W	_	Reserved

#### PC (16H) Register

• Port-C Control (17H) - PCC

This port configures the input or output mode of Port-C

#### USB/PS2 Status and Control Register - USC

Bit No.	Label	Read/Write	Option	Functions
0	PE0	R	SUSPEND	USB suspend mode status bit. When 1, indicates that the USB system entry is in suspend mode.
1	PE1	W	RMOT_WK	USB remote wake-up signal. The default value is "0".
2	PE2	R/W	URST_FLAG	USB bus reset event flag. The default value is "0".
3	PE3	R	RESUME_O	When RESUME_OUT EVENT, RESUME_O is set to "1". The default value is "0".
4	PE4	R	PS2_DAI	USBD-/DATA input
5	PE5	R	PS2_CKI	USBD+/CLK input
6	PE6	W	PS2_DAO	Output for driving USBD-/DATA pin, when working under 3D PS2 mouse function. The default value is "1".
7	PE7	W	PS2_CKO	Output for driving USBD-/DATA pin, when working under 3D PS2 mouse function. The default value is "1".

### USC (0X1A) Register

#### **Endpoint Interrupt Status Register – USR**

The USR (USB endpoint interrupt status register) register is used to indicate which endpoint is accessed and to select the serial bus (PS2 or USB). The endpoint request flags (EP0IF, EP1IF, EP2IF and EP3IF) are used to indicate which endpoints are accessed. If an endpoint is accessed, the related endpoint request flag will be set to "1" and a USB interrupt will occur (If a USB interrupt is enabled and the stack is not full). When the active endpoint request flag is served, the endpoint request flag has to be cleared to "0".

Bit No.	Label	Read/Write	Option	Functions
0	PEC0	R/W	EP0IF	When not to "4" indicates an and sint 0 interment event. Must
1	PEC1	R/W	EP1IF	When set to "1", indicates an endpoint 0 interrupt event. Must wait for the MCU to process the interrupt event and clear this
2	PEC2	R/W	EP2IF	bit by firmware. This bit must be "0", then the next interrupt
3	PEC3	R/W	EP3IF	event will be processed. The default value is "0".
4	PEC4	R/W	SELPS2	When set to "1", indicates that the chip is working under PS2 mode. The default value is "0".
5	PEC5	R/W	SELUSB	When set to "1", indicates that the chip is working under USB mode. The default value is "0".
6	PEC6	R/W	_	Reserved bit, set to "0"
7	PEC7	R/W	USB_flag	This flag is used to show that the MCU is in USB mode (Bit=1). This bit is R/W by FW and will be cleared to zero after power-on reset. The default value is "0".

USR (0X1B) Register

Rev. 1.20 25 August 13, 2007



### **Clock Control Register - SCC**

There is a system clock control register implemented to select the clock used in the MCU. This register consists of USB clock control bit (USBCKEN), second suspend mode control bit (SUSPEND2) and system clock selection (SCLKSEL).

Bit No.	Label	Read/Write	Option	Functions
0~2	PF0~PF2	R/W	_	Reserved, must set to "0".
3	PF3	R/W	USBCKEN	USB clock control bit. When set to "1", indicates a USBCK ON, else USBCK OFF. The default value is "0".
4	PF4	R/W	SUSPEND2	This bit is used to reduce power consumption in the suspend mode. In the normal mode this bit must be cleared to zero(Default="0"). In the HALT mode this bit should be set high to reduce power consumption and LVR with no function. In the USB mode this bit cannot be set high.
5	PF5	R/W	_	Reserved, must set to "0".
6	PF6	R/W	SCLKSEL	System clock 6MHz or 12MHz option, when working on external oscillator mode. The default value is "0". 0: Operating at external 12MHz mode 1: Operating at external 6MHz mode The default value is "0".
7	PF7	R/W	PS2_flag	This flag is used to show that the MCU is in PS2 mode (Bit=1). This bit is R/W by FW and will be cleared to zero after power-on reset. The default value is "0".

### SCC (0X1C) Register

### Table High Byte Pointer for Current Table Read - TBHP

Bit No.	Label	Read/Write	Option	Functions
4~0	PGC4~PGC0	R/W	_	Store current table read bit12~bit8 data

### TBHP (0X1F) Register

### Options


No.	Option
1	WDT clock source: RC (system/4) (default: T1)
2	WDT clock source: enable/disable for normal mode (default: disable)
3	PA0~PA7 ,PB4/SDA, PB7/SCL wake-up by bit (PA2, PA3 both wake-up by falling or rising edge) (default: non wake-up)
4	PA0~PA7 pull-high by bit (default: pull-high)
5	PB pull-high by bit (default: pull-high)
6	PC pull-high by nibble (default: pull-high)
7	LVR enable/disable (default: enable)
8	PA0~PA3, PB2, PB3 pull-low by bit (default: non pull-low 30kΩ)
9	"CLR WDT", 1 or 2 instructions
10	TBHP enable/disable (default: disable)
11	PA output mode (CMOS/NMOS/PMOS) by bit (default: CMOS)

Rev. 1.20 26 August 13, 2007



### **Application Circuits**

### Crystal or Ceramic Resonator for Multiple I/O Applications



Note: The resistance and capacitance for the reset circuit should be designed in such a way as to ensure that the VDD is stable and remains within a valid operating voltage range before bringing RES high.

X1 can use 6MHz or 12MHz, X1 as close OSC1 & OSC2 as possible

Components with \* are used for EMC issue.

Components with \*\* are used for resonator only.

Components with \*\*\* are used for 12MHz application.

Rev. 1.20 27 August 13, 2007



# **Instruction Set Summary**

Mnemonic	Description	Instruction Cycle	Flag Affected
Arithmetic			
ADD A,[m] ADDM A,[m] ADD A,x ADC A,[m] ADCM A,[m]	Add data memory to ACC Add ACC to data memory Add immediate data to ACC Add data memory to ACC with carry Add ACC to data memory with carry	1 1(1) 1 1 1(1)	Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV
SUB A,x SUB A,[m] SUBM A,[m] SBC A,[m] SBCM A,[m] DAA [m]	Subtract immediate data from ACC Subtract data memory from ACC Subtract data memory from ACC with result in data memory Subtract data memory from ACC with carry Subtract data memory from ACC with carry and result in data memory Decimal adjust ACC for addition with result in data memory	1 1 1(1) 1 1(1) 1(1)	Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV C
Logic Operation	on		
AND A,[m] OR A,[m] XOR A,[m] ANDM A,[m] ORM A,[m] XORM A,[m] XORM A,X OR A,X CPL [m] CPLA [m]	AND data memory to ACC OR data memory to ACC Exclusive-OR data memory to ACC AND ACC to data memory OR ACC to data memory Exclusive-OR ACC to data memory AND immediate data to ACC OR immediate data to ACC Exclusive-OR immediate data to ACC Complement data memory Complement data memory with result in ACC	1 1 1 1(1) 1(1) 1(1) 1 1 1 1(1) 1	Z Z Z Z Z Z Z Z Z
Increment & D			
INCA [m] INC [m] DECA [m] DEC [m]	Increment data memory with result in ACC Increment data memory Decrement data memory with result in ACC Decrement data memory	1 1 <sup>(1)</sup> 1 1 <sup>(1)</sup>	Z Z Z Z
Rotate		•	
RRA [m] RR [m] RRCA [m] RRC [m] RLA [m] RL [m] RLCA [m] RLCA [m]	Rotate data memory right with result in ACC Rotate data memory right Rotate data memory right through carry with result in ACC Rotate data memory right through carry Rotate data memory left with result in ACC Rotate data memory left Rotate data memory left through carry with result in ACC Rotate data memory left through carry	1 1(1) 1 1(1) 1 1(1) 1 1(1)	None None C C None None C C
Data Move			
MOV A,[m] MOV [m],A MOV A,x	Move data memory to ACC Move ACC to data memory Move immediate data to ACC	1 1 <sup>(1)</sup> 1	None None None
Bit Operation			T
CLR [m].i SET [m].i	Clear bit of data memory Set bit of data memory	1 <sup>(1)</sup> 1 <sup>(1)</sup>	None None



### HT82M9BEE/HT82M9BAE

Mnemonic	Description	Instruction Cycle	Flag Affected
Branch			
JMP addr	Jump unconditionally	2	None
SZ [m]	Skip if data memory is zero	1 <sup>(2)</sup>	None
SZA [m]	Skip if data memory is zero with data movement to ACC	1 <sup>(2)</sup>	None
SZ [m].i	Skip if bit i of data memory is zero	1 <sup>(2)</sup>	None
SNZ [m].i	Skip if bit i of data memory is not zero	1 <sup>(2)</sup>	None
SIZ [m]	Skip if increment data memory is zero	1 <sup>(3)</sup>	None
SDZ [m]	Skip if decrement data memory is zero	1 <sup>(3)</sup>	None
SIZA [m]	Skip if increment data memory is zero with result in ACC	1 <sup>(2)</sup>	None
SDZA [m]	Skip if decrement data memory is zero with result in ACC	1 <sup>(2)</sup>	None
CALL addr	Subroutine call	2	None
RET	Return from subroutine	2	None
RET A,x	Return from subroutine and load immediate data to ACC	2	None
RETI	Return from interrupt	2	None
Table Read			
TABRDC[M](5)	Read ROM code (locate by TBLP and TBHP) to data memory and TBLH		None
TABRDC [m] <sup>(6)</sup>	Read ROM code (current page) to data memory and TBLH	2 <sup>(1)</sup>	None
TABRDL [m]	Read ROM code (last page) to data memory and TBLH	2 <sup>(1)</sup>	None
Miscellaneous			
NOP	No operation	1	None
CLR [m]	Clear data memory	1 <sup>(1)</sup>	None
SET [m]	Set data memory	1 <sup>(1)</sup>	None
CLR WDT	Clear Watchdog Timer	1	TO,PDF
CLR WDT1	Pre-clear Watchdog Timer	1	TO <sup>(4)</sup> ,PDF <sup>(4)</sup>
CLR WDT2	Pre-clear Watchdog Timer	1	TO <sup>(4)</sup> ,PDF <sup>(4)</sup>
SWAP [m]	Swap nibbles of data memory	1 <sup>(1)</sup>	None
SWAPA [m]	Swap nibbles of data memory with result in ACC	1	None
HALT	Enter power down mode	1	TO,PDF

Note: x: Immediate data

m: Data memory address

A: Accumulator

i: 0~7 number of bits

addr: Program memory address

- $\sqrt{:}$  Flag is affected
- -: Flag is not affected
- (1): If a loading to the PCL register occurs, the execution cycle of instructions will be delayed for one more cycle (four system clocks).
- (2): If a skipping to the next instruction occurs, the execution cycle of instructions will be delayed for one more cycle (four system clocks). Otherwise the original instruction cycle is unchanged.
- (3); (1) and (2)
- (4): The flags may be affected by the execution status. If the Watchdog Timer is cleared by executing the "CLR WDT1" or "CLR WDT2" instruction, the TO and PDF are cleared. Otherwise the TO and PDF flags remain unchanged.
- (5): "ROM code TBHP option" is enabled
- (6): "ROM code TBHP option" is disabled

Rev. 1.20 29 August 13, 2007



### **Instruction Definition**

ADC A,[m] Add data memory and carry to the accumulator

Description The contents of the specified data memory, accumulator and the carry flag are added si-

multaneously, leaving the result in the accumulator.

Operation  $ACC \leftarrow ACC+[m]+C$ 

Affected flag(s)

ТО	PDF	OV	Z	AC	С
_	_	√	√	√	√

ADCM A,[m] Add the accumulator and carry to data memory

Description The contents of the specified data memory, accumulator and the carry flag are added si-

multaneously, leaving the result in the specified data memory.

Operation  $[m] \leftarrow ACC+[m]+C$ 

Affected flag(s)

ТО	PDF	OV	Z	AC	С
_	_	√	√	$\sqrt{}$	√

ADD A,[m] Add data memory to the accumulator

Description The contents of the specified data memory and the accumulator are added. The result is

stored in the accumulator.

Operation  $ACC \leftarrow ACC+[m]$ 

Affected flag(s)

ТО	PDF	OV	Z	AC	С
_	_	√	√	√	√

ADD A,x Add immediate data to the accumulator

Description The contents of the accumulator and the specified data are added, leaving the result in the

accumulator.

Operation  $ACC \leftarrow ACC+x$ 

Affected flag(s)

ТО	PDF	OV	Z	AC	С
_	_	√	√	$\sqrt{}$	√

ADDM A,[m] Add the accumulator to the data memory

Description The contents of the specified data memory and the accumulator are added. The result is

stored in the data memory.

Operation  $[m] \leftarrow ACC+[m]$ 

ТО	PDF	OV	Z	AC	С
_	_	√	√	√	√



### HT82M9BEE/HT82M9BAE

AND A,[m] Logical AND accumulator with data memory

Description Data in the accumulator and the specified data memory perform a bitwise logical\_AND op-

eration. The result is stored in the accumulator.

Operation  $ACC \leftarrow ACC "AND" [m]$ 

Affected flag(s)

ТО	PDF	OV	Z	AC	С
	_	_	√		

AND A,x Logical AND immediate data to the accumulator

Description Data in the accumulator and the specified data perform a bitwise logical AND operation.

The result is stored in the accumulator.

Operation  $ACC \leftarrow ACC "AND" x$ 

Affected flag(s)

ТО	PDF	OV	Z	AC	С
_	_	_	√		_

ANDM A,[m] Logical AND data memory with the accumulator

Description Data in the specified data memory and the accumulator perform a bitwise logical\_AND op-

eration. The result is stored in the data memory.

Operation  $[m] \leftarrow ACC "AND" [m]$ 

Affected flag(s)

ТО	PDF	OV	Z	AC	С
_	_	_	√	_	_

CALL addr Subroutine call

Description The instruction unconditionally calls a subroutine located at the indicated address. The

program counter increments once to obtain the address of the next instruction, and pushes this onto the stack. The indicated address is then loaded. Program execution continues

with the instruction at this address.

Operation Stack ← Program Counter+1

 $Program\ Counter \leftarrow addr$ 

Affected flag(s)

ТО	PDF	OV	Z	AC	С
_	_	_	_	_	_

CLR [m] Clear data memory

Description The contents of the specified data memory are cleared to 0.

Operation  $[m] \leftarrow 00H$ 

ТО	PDF	OV	Z	AC	С
_	_	_	_		_





CLR [m].i Clear bit of data memory

Description The bit i of the specified data memory is cleared to 0.

Operation  $[m].i \leftarrow 0$ 

Affected flag(s)

ТО	PDF	OV	Z	AC	С
	_	_	_		_

CLR WDT Clear Watchdog Timer

Description The WDT is cleared (clears the WDT). The power down bit (PDF) and time-out bit (TO) are

cleared.

Operation  $WDT \leftarrow 00H$ 

PDF and TO  $\leftarrow$  0

Affected flag(s)

ТО	PDF	OV	Z	AC	С
0	0	_	_		_

CLR WDT1 Preclear Watchdog Timer

Description Together with CLR WDT2, clears the WDT. PDF and TO are also cleared. Only execution

of this instruction without the other preclear instruction just sets the indicated flag which implies this instruction has been executed and the TO and PDF flags remain unchanged.

Operation WDT  $\leftarrow$  00H\*

PDF and TO  $\leftarrow 0^*$ 

Affected flag(s)

ТО	PDF	OV	Z	AC	С
0*	0*	_	_	_	_

CLR WDT2 Preclear Watchdog Timer

Description Together with CLR WDT1, clears the WDT. PDF and TO are also cleared. Only execution

of this instruction without the other preclear instruction, sets the indicated flag which implies this instruction has been executed and the TO and PDF flags remain unchanged.

Operation  $WDT \leftarrow 00H^*$ 

PDF and TO ← 0\*

Affected flag(s)

ТО	PDF	OV	Z	AC	С
0*	0*	_	_	_	_

CPL [m] Complement data memory

Description Each bit of the specified data memory is logically complemented (1's complement). Bits

which previously contained a 1 are changed to 0 and vice-versa.

Operation  $[m] \leftarrow [\overline{m}]$ 

ТО	PDF	OV	Z	AC	С
	_	_	√		_



### HT82M9BEE/HT82M9BAE

**CPLA** [m] Complement data memory and place result in the accumulator

Description Each bit of the specified data memory is logically complemented (1's complement). Bits

which previously contained a 1 are changed to 0 and vice-versa. The complemented result is stored in the accumulator and the contents of the data memory remain unchanged.

Operation  $ACC \leftarrow [\overline{m}]$ 

Affected flag(s)

то	PDF	OV	Z	AC	С
	_		√	_	_

**DAA [m]** Decimal-Adjust accumulator for addition

Description The accumulator value is adjusted to the BCD (Binary Coded Decimal) code. The accumulator value is adjusted to the BCD (Binary Coded Decimal) code.

lator is divided into two nibbles. Each nibble is adjusted to the BCD code and an internal carry (AC1) will be done if the low nibble of the accumulator is greater than 9. The BCD adjustment is done by adding 6 to the original value if the original value is greater than 9 or a carry (AC or C) is set; otherwise the original value remains unchanged. The result is stored

in the data memory and only the carry flag (C) may be affected.

Operation If ACC.3~ACC.0 >9 or AC=1

then [m].3~[m].0  $\leftarrow$  (ACC.3~ACC.0)+6, AC1= $\overline{AC}$  else [m].3~[m].0  $\leftarrow$  (ACC.3~ACC.0), AC1=0

and

If ACC.7~ACC.4+AC1 >9 or C=1

then [m].7~[m].4  $\leftarrow$  ACC.7~ACC.4+6+AC1,C=1 else [m].7~[m].4  $\leftarrow$  ACC.7~ACC.4+AC1,C=C

Affected flag(s)

ТО	PDF	OV	Z	AC	С
	_	_	_		√

**DEC [m]** Decrement data memory

Description Data in the specified data memory is decremented by 1.

Operation  $[m] \leftarrow [m]-1$ 

Affected flag(s)

то	PDF	OV	Z	AC	С
_	_	_	√	_	_

**DECA [m]** Decrement data memory and place result in the accumulator

Description Data in the specified data memory is decremented by 1, leaving the result in the accumula-

tor. The contents of the data memory remain unchanged.

Operation  $ACC \leftarrow [m]-1$ 

ТО	PDF	OV	Z	AC	С
_	_	_	√	_	_



# HT82M9BEE/HT82M9BAE

**HALT** Enter power down mode

Description This instruction stops program execution and turns off the system clock. The contents of

the RAM and registers are retained. The WDT and prescaler are cleared. The power down

bit (PDF) is set and the WDT time-out bit (TO) is cleared.

Operation Program Counter ← Program Counter+1

 $PDF \leftarrow 1$  $TO \leftarrow 0$ 

Affected flag(s)

ТО	PDF	OV	Z	AC	С
0	1	_	_	_	_

INC [m] Increment data memory

Description Data in the specified data memory is incremented by 1

Operation  $[m] \leftarrow [m]+1$ 

Affected flag(s)

ТО	PDF	OV	Z	AC	С
_	_	_	√	_	_

INCA [m] Increment data memory and place result in the accumulator

Description Data in the specified data memory is incremented by 1, leaving the result in the accumula-

tor. The contents of the data memory remain unchanged.

Operation  $ACC \leftarrow [m]+1$ 

Affected flag(s)

ТО	PDF	OV	Z	AC	С
_	_		√		_

JMP addr Directly jump

Description The program counter are replaced with the directly-specified address unconditionally, and

control is passed to this destination.

Operation Program Counter ←addr

Affected flag(s)

TO	PDF	OV	Z	AC	С
_	_	_	_	_	_

MOV A,[m] Move data memory to the accumulator

Description The contents of the specified data memory are copied to the accumulator.

Operation  $ACC \leftarrow [m]$ 

ТО	PDF	OV	Z	AC	С
_	_	_	_	_	_





MOV A,x Move immediate data to the accumulator

Description The 8-bit data specified by the code is loaded into the accumulator.

Operation  $ACC \leftarrow x$ 

Affected flag(s)

ТО	PDF	OV	Z	AC	С
_	_	_	_	_	

MOV [m],A Move the accumulator to data memory

Description The contents of the accumulator are copied to the specified data memory (one of the data

memories).

Operation  $[m] \leftarrow ACC$ 

Affected flag(s)

ТО	PDF	OV	Z	AC	С
_	_	_	_	_	_

NOP No operation

Description No operation is performed. Execution continues with the next instruction.

Operation Program Counter ← Program Counter+1

Affected flag(s)

ТО	PDF	OV	Z	AC	С
	_	_	_	_	_

OR A,[m] Logical OR accumulator with data memory

Description Data in the accumulator and the specified data memory (one of the data memories) per-

form a bitwise logical\_OR operation. The result is stored in the accumulator.

Operation  $ACC \leftarrow ACC "OR" [m]$ 

Affected flag(s)

ТО	PDF	OV	Z	AC	С
_	_	_	√	_	_

OR A,x Logical OR immediate data to the accumulator

Description Data in the accumulator and the specified data perform a bitwise logical\_OR operation.

The result is stored in the accumulator.

Operation  $ACC \leftarrow ACC "OR" x$ 

Affected flag(s)

ТО	PDF	OV	Z	AC	С
	_	_	√	_	_

ORM A,[m] Logical OR data memory with the accumulator

Description Data in the data memory (one of the data memories) and the accumulator perform a

bitwise logical\_OR operation. The result is stored in the data memory.

Operation  $[m] \leftarrow ACC "OR" [m]$ 

то	PDF	OV	Z	AC	С
_	_	_	√	_	_



### HT82M9BEE/HT82M9BAE

**RET** Return from subroutine

Description The program counter is restored from the stack. This is a 2-cycle instruction.

Operation Program Counter ← Stack

Affected flag(s)

ТО	PDF	OV	Z	AC	С
_	_	_	_	_	_

**RET A,x** Return and place immediate data in the accumulator

Description The program counter is restored from the stack and the accumulator loaded with the speci-

fied 8-bit immediate data.

Operation Program Counter ← Stack

 $\mathsf{ACC} \leftarrow \mathsf{x}$ 

Affected flag(s)

ТО	PDF	OV	Z	AC	С
_	_	_	_		_

RETI Return from interrupt

Description The program counter is restored from the stack, and interrupts are enabled by setting the

EMI bit. EMI is the enable master (global) interrupt bit.

Operation Program Counter  $\leftarrow$  Stack

 $EMI \leftarrow 1$ 

Affected flag(s)

ТО	PDF	OV	Z	AC	С
_	_	_	_	_	_

RL [m] Rotate data memory left

Description The contents of the specified data memory are rotated 1 bit left with bit 7 rotated into bit 0.

Operation [m].(i+1)  $\leftarrow$  [m].i; [m].i:bit i of the data memory (i=0~6)

 $[m].0 \leftarrow [m].7$ 

Affected flag(s)

ТО	PDF	OV	Z	AC	С
_	_	_	_		_

RLA [m] Rotate data memory left and place result in the accumulator

Description Data in the specified data memory is rotated 1 bit left with bit 7 rotated into bit 0, leaving the

rotated result in the accumulator. The contents of the data memory remain unchanged.

Operation  $ACC.(i+1) \leftarrow [m].i; [m].i: bit \ i \ of \ the \ data \ memory \ (i=0\sim6)$ 

 $ACC.0 \leftarrow [m].7$ 

ТО	PDF	OV	Z	AC	С
_	_	_			_





RLC [m] Rotate data memory left through carry

Description The contents of the specified data memory and the carry flag are rotated 1 bit left. Bit 7 re-

places the carry bit; the original carry flag is rotated into the bit 0 position.

Operation [m].(i+1)  $\leftarrow$  [m].i; [m].i:bit i of the data memory (i=0~6)

 $[m].0 \leftarrow C$  $C \leftarrow [m].7$ 

Affected flag(s)

ТО	PDF	OV	Z	AC	С
		_	_		√

RLCA [m] Rotate left through carry and place result in the accumulator

Description Data in the specified data memory and the carry flag are rotated 1 bit left. Bit 7 replaces the

carry bit and the original carry flag is rotated into bit 0 position. The rotated result is stored

in the accumulator but the contents of the data memory remain unchanged.

Operation ACC.(i+1)  $\leftarrow$  [m].i; [m].i:bit i of the data memory (i=0~6)

 $ACC.0 \leftarrow C$  $C \leftarrow [m].7$ 

Affected flag(s)

ТО	PDF	OV	Z	AC	С
_					√

RR [m] Rotate data memory right

Description The contents of the specified data memory are rotated 1 bit right with bit 0 rotated to bit 7.

Operation [m].i  $\leftarrow$  [m].(i+1); [m].i:bit i of the data memory (i=0~6)

 $[m].7 \leftarrow [m].0$ 

Affected flag(s)

ТО	PDF	OV	Z	AC	С
_	_				_

RRA [m] Rotate right and place result in the accumulator

Description Data in the specified data memory is rotated 1 bit right with bit 0 rotated into bit 7, leaving

the rotated result in the accumulator. The contents of the data memory remain unchanged.

Operation ACC.(i)  $\leftarrow$  [m].(i+1); [m].i:bit i of the data memory (i=0~6)

 $ACC.7 \leftarrow [m].0$ 

Affected flag(s)

TO	PDF	OV	Z	AC	С
_	_	_	_		_

RRC [m] Rotate data memory right through carry

Description The contents of the specified data memory and the carry flag are together rotated 1 bit

right. Bit 0 replaces the carry bit; the original carry flag is rotated into the bit 7 position.

Operation [m].i  $\leftarrow$  [m].(i+1); [m].i:bit i of the data memory (i=0~6)

 $[m].7 \leftarrow C \\ C \leftarrow [m].0$ 

TO	PDF	OV	Z	AC	С
_	_	_	_	_	√



### HT82M9BEE/HT82M9BAE

RRCA [m] Rotate right through carry and place result in the accumulator

Description Data of the specified data memory and the carry flag are rotated 1 bit right. Bit 0 replaces

the carry bit and the original carry flag is rotated into the bit 7 position. The rotated result is

stored in the accumulator. The contents of the data memory remain unchanged.

Operation ACC.i  $\leftarrow$  [m].(i+1); [m].i:bit i of the data memory (i=0~6)

 $ACC.7 \leftarrow C$  $C \leftarrow [m].0$ 

Affected flag(s)

ТО	PDF	OV	Z	AC	С
_	_	_	_	_	√

SBC A,[m] Subtract data memory and carry from the accumulator

Description The contents of the specified data memory and the complement of the carry flag are sub-

tracted from the accumulator, leaving the result in the accumulator.

Operation  $ACC \leftarrow ACC+[m]+C$ 

Affected flag(s)

ТО	PDF	OV	Z	AC	С
_	_	√	√	√	√

SBCM A,[m] Subtract data memory and carry from the accumulator

Description The contents of the specified data memory and the complement of the carry flag are sub-

tracted from the accumulator, leaving the result in the data memory.

Operation  $[m] \leftarrow ACC + \overline{[m]} + C$ 

Affected flag(s)

ТО	PDF	OV	Z	AC	С
_	_	√	√	$\sqrt{}$	√

**SDZ [m]** Skip if decrement data memory is 0

Description The contents of the specified data memory are decremented by 1. If the result is 0, the next

instruction is skipped. If the result is 0, the following instruction, fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction.

tion (2 cycles). Otherwise proceed with the next instruction (1 cycle).

Operation Skip if ([m]-1)=0, [m]  $\leftarrow$  ([m]-1)

Affected flag(s)

ТО	PDF	OV	Z	AC	С
_	_	_	_	_	_

SDZA [m] Decrement data memory and place result in ACC, skip if 0

Description The contents of the specified data memory are decremented by 1. If the result is 0, the next

instruction is skipped. The result is stored in the accumulator but the data memory remains unchanged. If the result is 0, the following instruction, fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction (2 cy-

cles). Otherwise proceed with the next instruction (1 cycle).

Operation Skip if ([m]-1)=0, ACC  $\leftarrow ([m]-1)$ 

ТО	PDF	OV	Z	AC	С
_	_	_	_	_	_



SET [m] Set data memory

Description Each bit of the specified data memory is set to 1.

Operation  $[m] \leftarrow FFH$ 

Affected flag(s)

ТО	PDF	OV	Z	AC	С
	_				_

SET [m]. i Set bit of data memory

Description Bit i of the specified data memory is set to 1.

Operation  $[m].i \leftarrow 1$ 

Affected flag(s)

ТО	PDF	OV	Z	AC	С
		_	_		_

SIZ [m] Skip if increment data memory is 0

Description The contents of the specified data memory are incremented by 1. If the result is 0, the fol-

lowing instruction, fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction (2 cycles). Otherwise proceed with

the next instruction (1 cycle).

Operation Skip if ([m]+1)=0,  $[m] \leftarrow ([m]+1)$ 

Affected flag(s)

TO	PDF	OV	Z	AC	С
_	_	_			

SIZA [m] Increment data memory and place result in ACC, skip if 0

Description The contents of the specified data memory are incremented by 1. If the result is 0, the next

instruction is skipped and the result is stored in the accumulator. The data memory remains unchanged. If the result is 0, the following instruction, fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get the proper

instruction (2 cycles). Otherwise proceed with the next instruction (1 cycle).

Operation Skip if ([m]+1)=0, ACC  $\leftarrow$  ([m]+1)

Affected flag(s)

ТО	PDF	OV	Z	AC	С
	_				_

SNZ [m].i Skip if bit i of the data memory is not 0

Description If bit i of the specified data memory is not 0, the next instruction is skipped. If bit i of the data

memory is not 0, the following instruction, fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction (2 cycles). Other-

wise proceed with the next instruction (1 cycle).

Operation Skip if [m].i≠0

ТО	PDF	OV	Z	AC	С
_	_	_	_	_	_



### HT82M9BEE/HT82M9BAE

**SUB A,[m]** Subtract data memory from the accumulator

Description The specified data memory is subtracted from the contents of the accumulator, leaving the

result in the accumulator.

Operation  $ACC \leftarrow ACC+[\overline{m}]+1$ 

Affected flag(s)

ТО	PDF	OV	Z	AC	С
_	_	√	√	√	√

**SUBM A,[m]** Subtract data memory from the accumulator

Description The specified data memory is subtracted from the contents of the accumulator, leaving the

result in the data memory.

Operation  $[m] \leftarrow ACC + [\overline{m}] + 1$ 

Affected flag(s)

ТО	PDF	OV	Z	AC	С
_	_	√	√	√	√

**SUB A,x** Subtract immediate data from the accumulator

Description The immediate data specified by the code is subtracted from the contents of the accumula-

tor, leaving the result in the accumulator.

Operation  $ACC \leftarrow ACC + x + 1$ 

Affected flag(s)

ТО	PDF	OV	Z	AC	С
_	_	√	√	$\sqrt{}$	√

**SWAP [m]** Swap nibbles within the data memory

Description The low-order and high-order nibbles of the specified data memory (1 of the data memo-

ries) are interchanged.

Operation [m].3~[m].0  $\leftrightarrow$  [m].7~[m].4

Affected flag(s)

то	PDF	OV	Z	AC	С
_	_	_	_		

SWAPA [m] Swap data memory and place result in the accumulator

Description The low-order and high-order nibbles of the specified data memory are interchanged, writ-

ing the result to the accumulator. The contents of the data memory remain unchanged.

Operation  $ACC.3\sim ACC.0 \leftarrow [m].7\sim [m].4$ 

ACC.7~ACC.4  $\leftarrow$  [m].3~[m].0

ТО	PDF	OV	Z	AC	С
	_	_	_	_	_





SZ [m] Skip if data memory is 0

Description If the contents of the specified data memory are 0, the following instruction, fetched during

the current instruction execution, is discarded and a dummy cycle is replaced to get the

proper instruction (2 cycles). Otherwise proceed with the next instruction (1 cycle).

Operation Skip if [m]=0

Affected flag(s)

٦	ГО	PDF	OV	Z	AC	С
-	_	_	_		_	

**SZA [m]** Move data memory to ACC, skip if 0

Description The contents of the specified data memory are copied to the accumulator. If the contents is

0, the following instruction, fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction (2 cycles). Otherwise proceed

with the next instruction (1 cycle).

Operation Skip if [m]=0

Affected flag(s)

ТО	PDF	OV	Z	AC	С
_	_	_	_	_	_

SZ [m].i Skip if bit i of the data memory is 0

Description If bit i of the specified data memory is 0, the following instruction, fetched during the current

instruction execution, is discarded and a dummy cycle is replaced to get the proper instruc-

tion (2 cycles). Otherwise proceed with the next instruction (1 cycle).

Operation Skip if [m].i=0

Affected flag(s)

ТО	PDF	OV	Z	AC	С
_	_	_	_	_	_

TABRDC [m] Move the ROM code (locate by TBLP and TBHP) to TBLH and data memory (ROM code

TBHP is enabled)

Description The low byte of ROM code addressed by the table pointers (TBLPand TBHP) is moved to

the specified data memory and the high byte transferred to TBLH directly.

Operation  $[m] \leftarrow ROM \text{ code (low byte)}$ 

TBLH ← ROM code (high byte)

Affected flag(s)

ТО	PDF	OV	Z	AC	С
_	_	_	_	_	

TABRDC [m] Move the ROM code (current page) to TBLH and data memory (ROM code TBHP is

disabled)

Description The low byte of ROM code (current page) addressed by the table pointer (TBLP) is moved

to the specified data memory and the high byte transferred to TBLH directly.

 $\text{Operation} \qquad \qquad [m] \leftarrow \text{ROM code (low byte)}$ 

TBLH ← ROM code (high byte)

ТО	PDF	OV	Z	AC	С
_	_	_	_	_	_



### HT82M9BEE/HT82M9BAE

TABRDL [m] Move the ROM code (last page) to TBLH and data memory

Description The low byte of ROM code (last page) addressed by the table pointer (TBLP) is moved to

the data memory and the high byte transferred to TBLH directly.

Operation  $[m] \leftarrow ROM \text{ code (low byte)}$ 

TBLH ← ROM code (high byte)

Affected flag(s)

ТО	PDF	OV	Z	AC	С
	_			_	

XOR A,[m] Logical XOR accumulator with data memory

Description Data in the accumulator and the indicated data memory perform a bitwise logical Exclu-

sive\_OR operation and the result is stored in the accumulator.

Operation  $ACC \leftarrow ACC "XOR" [m]$ 

Affected flag(s)

ТО	PDF	OV	Z	AC	С
_	_	_	√	_	_

XORM A,[m] Logical XOR data memory with the accumulator

Description Data in the indicated data memory and the accumulator perform a bitwise logical Exclu-

sive\_OR operation. The result is stored in the data memory. The 0 flag is affected.

Operation  $[m] \leftarrow ACC "XOR" [m]$ 

Affected flag(s)

ТО	PDF	OV	Z	AC	С
_	_	_	√	_	_

XOR A,x Logical XOR immediate data to the accumulator

Description Data in the accumulator and the specified data perform a bitwise logical Exclusive\_OR op-

eration. The result is stored in the accumulator. The 0 flag is affected.


Operation  $ACC \leftarrow ACC "XOR" x$ 


ТО	PDF	OV	Z	AC	С
_	_	_	√	_	_



# Package Information

## 24-pin SOP (300mil) Outline Dimensions









Combal	Dimensions in mil				
Symbol	Min.	Nom.	Max.		
Α	394	_	419		
В	290	_	300		
С	14	_	20		
C'	590	_	614		
D	92	_	104		
E	_	50	_		
F	4	_	_		
G	32	_	38		
Н	4	_	12		
α	0°	_	10°		

Rev. 1.20 43 August 13, 2007



### 28-pin SOP (300mil) Outline Dimensions








Cumb al	Dimensions in mil				
Symbol	Min.	Nom.	Max.		
А	394	_	419		
В	290	_	300		
С	14	_	20		
C'	697	_	713		
D	92	_	104		
E	_	50	_		
F	4	_	_		
G	32	_	38		
Н	4	_	12		
α	0°	_	10°		

Rev. 1.20 44 August 13, 2007



# **Product Tape and Reel Specifications**

### **Reel Dimensions**



### SOP 24W

Symbol	Description	Dimensions in mm
А	Reel Outer Diameter	330±1
В	Reel Inner Diameter	62±1.5
С	Spindle Hole Diameter	13+0.5 -0.2
D	Key Slit Width	2±0.5
T1	Space Between Flange	24.8+0.3 -0.2
T2	Reel Thickness	30.2±0.2


### SOP 28W (300mil)

Symbol	Description	Dimensions in mm
А	Reel Outer Diameter	330±1
В	Reel Inner Diameter	62±1.5
С	Spindle Hole Diameter	13+0.5 -0.2
D	Key Slit Width	2±0.5
T1	Space Between Flange	24.8+0.3 -0.2
T2	Reel Thickness	30.2±0.2

Rev. 1.20 45 August 13, 2007



### **Carrier Tape Dimensions**



### SOP 24W

Symbol	Description	Dimensions in mm
W	Carrier Tape Width	24±0.3
Р	Cavity Pitch	12±0.1
E	Perforation Position	1.75±0.1
F	Cavity to Perforation (Width Direction)	11.5±0.1
D	Perforation Diameter	1.55+0.1
D1	Cavity Hole Diameter	1.5+0.25
P0	Perforation Pitch	4±0.1
P1	Cavity to Perforation (Length Direction)	2±0.1
A0	Cavity Length	10.9±0.1
В0	Cavity Width	15.9±0.1
K0	Cavity Depth	3.1±0.1
t	Carrier Tape Thickness	0.35±0.05
С	Cover Tape Width	21.3

### SOP 28W (300mil)

Symbol	Description	Dimensions in mm
W	Carrier Tape Width	24±0.3
Р	Cavity Pitch	12±0.1
E	Perforation Position	1.75±0.1
F	Cavity to Perforation (Width Direction)	11.5±0.1
D	Perforation Diameter	1.5+0.1
D1	Cavity Hole Diameter	1.5+0.25
P0	Perforation Pitch	4±0.1
P1	Cavity to Perforation (Length Direction)	2±0.1
A0	Cavity Length	10.85±0.1
В0	Cavity Width	18.34±0.1
K0	Cavity Depth	2.97±0.1
t	Carrier Tape Thickness	0.35±0.01
С	Cover Tape Width	21.3

Rev. 1.20 46 August 13, 2007



#### Holtek Semiconductor Inc. (Headquarters)

No.3, Creation Rd. II, Science Park, Hsinchu, Taiwan Tel: 886-3-563-1999

Fax: 886-3-563-1189 http://www.holtek.com.tw

Holtek Semiconductor Inc. (Taipei Sales Office)
4F-2, No. 3-2, YuanQu St., Nankang Software Park, Taipei 115, Taiwan

Tel: 886-2-2655-7070 Fax: 886-2-2655-7373

Fax: 886-2-2655-7383 (International sales hotline)

#### Holtek Semiconductor Inc. (Shanghai Sales Office)

7th Floor, Building 2, No.889, Yi Shan Rd., Shanghai, China 200233 Tel: 86-21-6485-5560 Fax: 86-21-6485-0313 http://www.holtek.com.cn

### Holtek Semiconductor Inc. (Shenzhen Sales Office)

5/F, Unit A, Productivity Building, Cross of Science M 3rd Road and Gaoxin M 2nd Road, Science Park, Nanshan District,

Shenzhen, China 518057

Tel: 86-755-8616-9908, 86-755-8616-9308

Fax: 86-755-8616-9722

### Holtek Semiconductor Inc. (Beijing Sales Office)

Suite 1721, Jinyu Tower, A129 West Xuan Wu Men Street, Xicheng District, Beijing, China 100031 Tel: 86-10-6641-0030, 86-10-6641-7751, 86-10-6641-7752

Fax: 86-10-6641-0125

Holtek Semiconductor Inc. (Chengdu Sales Office) 709, Building 3, Champagne Plaza, No.97 Dongda Street, Chengdu, Sichuan, China 610016

Tel: 86-28-6653-6590 Fax: 86-28-6653-6591

#### Holtek Semiconductor (USA), Inc. (North America Sales Office)

46729 Fremont Blvd., Fremont, CA 94538

Tel: 1-510-252-9880 Fax: 1-510-252-9885 http://www.holtek.com

### Copyright © 2007 by HOLTEK SEMICONDUCTOR INC.

The information appearing in this Data Sheet is believed to be accurate at the time of publication. However, Holtek assumes no responsibility arising from the use of the specifications described. The applications mentioned herein are used solely for the purpose of illustration and Holtek makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that may present a risk to human life due to malfunction or otherwise. Holtek's products are not authorized for use as critical components in life support devices or systems. Holtek reserves the right to alter its products without prior notification. For the most up-to-date information, please visit our web site at http://www.holtek.com.tw.