

ANALOG Rail-to-Rail, Fast, Low Power, 2.5 V to 5.5 V, Single-Sunnly TTI/CMOS Comparators

Preliminary Technical Data

ADCMP608/ACMP609

FEATURES

10 mV sensitivity rail to rail at $V_{CC} = 2.5 \text{ V}$ Input common-mode voltage from -0.2 V to $V_{CC} + 0.2 \text{ V}$ Low glitch CMOS-/TTL-compatible output stage 30 ns propagation delay 1 mW at 2.5 V Shutdown pin Single-pin control for programmable hysteresis and latch Power supply rejection >60 dB -40C° to +125C° operation

APPLICATIONS


High speed instrumentation Clock and data signal restoration Logic level shifting or translation **High speed line receivers Threshold detection** Peak and zero-crossing detectors High speed trigger circuitry **Pulse-width modulators Current-/voltage-controlled oscillators**

GENERAL DESCRIPTION

The ADCMP608 and ADCMP609 are fast comparators fabricated on Analog Devices' proprietary XFCB2 process. These comparators are exceptionally versatile and easy to use. Features include an input range from $V_{EE} - 0.5 \text{ V}$ to $V_{CC} + 0.5 \text{ V}$, low noise, TTL-/CMOS-compatible output drivers, and latch inputs with adjustable hysteresis and/or shutdown inputs.

The devices offer 30 ns propagation delays driving a 15 pF load with 5 mV overdrive on 350/400 µA typical supply current. A flexible power supply scheme allows the devices to operate with a single +2.5 V positive supply and a -0.5 V to +3.0 V input signal range up to a +5.5 V positive supply with a -0.5 V to +6V input signal range. Split input/output supplies, with no sequencing restrictions on the ADCMP609, support a wide input signal range while allowing independent output swing control.

FUNCTIONAL BLOCK DIAGRAMS



The TTL-/CMOS-compatible output stage is designed to drive up to 15 pF with full rated timing specs and to degrade in a graceful and linear fashion as additional capacitance is added. The comparator input stage offers robust protection against large input overdrive, and the outputs do not phase reverse when the valid input signal range is exceeded. High speed latch and programmable hysteresis features are also provided in a unique single-pin control option.

The ADCMP608 is available in a tiny 6-lead SC70 package with single-ended output and a shutdown pin.

The ADCMP609, available in an 8-lead MSOP package, features a shutdown pin, single pin latch, and hysteresis control.

Preliminary Technical Data

TABLE OF CONTENTS

Features	1
Applications	1
Functional Block Diagrams	1
General Description	1
Revision History	2
Specifications	3
Electrical Characteristics	3
Absolute Maximum Ratings	5
Thermal Resistance	5
ESD Caution	5
Pin Configuration and Function Descriptions	6
Typical Performance Characteristics	7

Application Information	9
Power/Ground Layout and Bypassing	9
TTL-/CMOS-Compatible Output Stage	9
Using/Disabling the Latch Feature	9
Optimizing Performance	9
Comparator Propagation Delay Dispersion	10
Comparator Hysteresis	10
Crossover Bias Point	11
Minimum Input Slew Rate Requirement	11
Typical Application Circuits	12
Timing Information	13

REVISION HISTORY

2/06—Revision PrA: Preliminary Version

SPECIFICATIONS

ELECTRICAL CHARACTERISTICS

 V_{CCI} = V_{CCO} = 3.3 V, T_{A} = 25°C, unless otherwise noted.

Table 1.

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
DC INPUT CHARACTERISTICS						
Voltage Range	V_P, V_N	$V_{CC} = 2.5 \text{ V to } 5.5 \text{ V}$	-0.5		$V_{CC} + 0.5 V$	V
Common-Mode Range		$V_{CC} = 2.5 \text{ V to } 5.5 \text{ V}$	-0.2		$V_{CC} + 0.2 V$	V
Differential Voltage		$V_{CC} = 2.5 \text{ V to } 5.5 \text{ V}$			V_{cc}	V
Offset Voltage	Vos		-5.0		+5.0	mV
Bias Current	I _P , I _N		-2.0	±1	+2.0	μΑ
Offset Current			-0.5		+0.5	μΑ
Capacitance	C _P , C _N			TBD		pF
Resistance, Differential Mode		0.1 V to V _{CC}		150		kΩ
Resistance, Common Mode		$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$		100		kΩ
Active Gain	Av			80		dB
Common-Mode Rejection	CMRR	$V_{CCI} = 2.5 \text{ V}, V_{CCO} = 2.5 \text{ V},$		50		dB
•		$V_{CM} = -0.2 \text{ V to } 2.7 \text{ V}$				
		$V_{CCI} = 5.5 \text{ V}, V_{CCO} = 5.5 \text{ V},$		60		dB
		$V_{CM} = -0.2 \text{ V to } 5.7 \text{ V}$				
Hysteresis		R _{HYS} = ∞		0.1		mV
LATCH ENABLE PIN CHARACTERISTICS						1
ADCMP609 only						
V _{IH}		Hysteresis is shut off	2.0		$V_{CCO} + 0.2$	V
V _{IL}		Latch mode guaranteed	-0.2	0.4	0.8	V
Lift		$V_{IH} = V_{CCO} + 0.2 \text{ V}$	0.2	0.1	0.1	mA
lor		$V_{IL} = 0.4 \text{ V}$			-0.1	mA
HYSTERESIS MODE AND TIMING		1 1 2 3 1 1 1				1
Hysteresis Mode Bias Voltage		Current sink 0 µA	1.08	1.25	1.35	V
Minimum Resistor Value		Hysteresis = 60 mV	60	5	55	kΩ
Latch Setup Time	ts	$V_{OD} = 100 \text{ mV}$		15		ns
Latch Hold Time	t _H	$V_{OD} = 100 \text{ mV}$		20		ns
Latch to Output Delay	t _{PLOH} , t _{PLOL}	$V_{OD} = 100 \text{ mV}$		20		ns
Latch Minimum Pulse Width	t _{PL}	$V_{OD} = 100 \text{ mV}$		20		ns
SHUTDOWN PIN CHARACTERISTICS	112	100 100				1
V _{IH}		Comparator is operating	2.0		V_{CC}	V
V _{IL}		Shutdown guaranteed	-0.2	0.4	0.6	V
l _H		$V_{\mathbb{H}} = V_{CC}$	0.2	0.1	0.05	mA
I _{OL}		$V_{II} = 0 V$			-0.05	mA
Sleep Time	t _{SD}	I _{CC} < 100 μA		0.6	0.05	ns
Wake-Up Time	t _H	$V_{OD} = 10 \text{ mV}$, output valid		3		ns
DC OUTPUT CHARACTERISTICS	·n	$V_{CCO} = 2.5 \text{ V to 6 V}$	+			113
Output Voltage High Level	V _{OH}	$I_{OH} = 1.6 \text{ mA V}_{CCO} = 2.5 \text{ V}$	$V_{cc} = 0.4$			V
()LITALIT VOITAGE HIGH LOVO!						

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
AC PERFORMANCE		$V_{CCI} = V_{CCO} = 2.5 \text{ V to } 5.5 \text{ V}$				
Propagation Delay, $C_L = 15 \text{ pF}$	t _{PD}	$V_{CCO} = 5.5 \text{ V to } 2.5 \text{ V},$ $V_{OD} = 10 \text{ mV}$		30		ns
		$V_{CCO} = 2.5 \text{ V}/5.5 \text{ V},$ $V_{OD} = 200 \text{ mV}$		25/30		ns
Propagation Delay Skew—Rising to Falling Transition		$V_{OD} = 10 \text{ mV}$		2		ns
Overdrive Dispersion		10 mV < V _{OD} < 500 mV		4		ns
Slew Rate Dispersion Small Signal		10 V/μs to 0.1 V/ns 200 mV p-p single ended		1		ns
10% – 90% Duty Cycle Dispersion		V _{OD} 1.25 V, 50 V/μs, V _{CM} = 1.25 V		1		ns
Common-Mode Dispersion		$V_{CM} = 0 V \text{ to } V_{CC}$ 200 m p-p single ended		0.5		ns
Toggle Rate		>50% output swing $C_L = 15 \text{ pF V}_{CCI} = 5 \text{ V}$		TBD		Mbps
RMS Random Jitter	RJ	$V_{OD} = 200 \text{ mV}, 5 \text{ V/ns}$		TBD		ns
Minimum Pulse Width	PW_{MIN}	$\Delta t_{PD}/\Delta PW < 500 \text{ ps}$		35		ns
Rise Time	t _R	10% to 90% C _{LOAD} = 15 pF, V _{CCI} = 2.5 V to 5 V		25 to 40		ns
Fall Time	t _F	10% to 90% C _{LOAD} = 15 pF, V _{CCI} = 2.5 V to 5 V		25 to 40		ns
POWER SUPPLY						
Input Supply Voltage Range	V _{CCI}		2.5		5.5	V
Output Supply Voltage Range	Vcco		2.5		5.5	V
Positive Supply Differential (ADCMP609)	V _{CCI} – V _{CCO}	Operating	-3		+3	V
Positive Supply Differential	$V_{\text{CCI}} - V_{\text{CCO}}$	Nonoperating	-5.5		+5.5	V
(ADCMP609)						
Positive Supply Current	I_{VCC}	$V_{CC} = 2.5 \text{ V}$		400		μΑ
Positive Supply Current	Ivcc	$V_{CC} = 5.5 \text{ V}$		500		μΑ
Input Section Supply Current (ADCMP609)	l _{vcci}	$V_{CCI} = 2.5 \text{ V}$		270		mA
Output Stage Supply Current (ADCMP609)	lvcco	V _{CCO} = 2.5 V		130		mA
Power Dissipation	P _D	$V_{CC} = 2.5 \text{ V}$		1		mW
Shutdown Current	I _{SD}	$V_{CC} = 2.5 \text{ V to } 5.5 \text{ V}$		50		μΑ
Power Supply Rejection	PSRR	$V_{CCI} = 2.5 \text{ V to } 5 \text{ V}$		>50 dB		dB

ABSOLUTE MAXIMUM RATINGS

Table 2.

1 avic 2.	
Parameter	Rating
Supply Voltages	
Input Supply Voltage (Vcci to GND)	−0.5 V to +6.0 V
Output Supply Voltage $(V_{CCO}$ to GND)	−0.5 V to +6.0 V
Positive Supply Differential $(V_{CCI} - V_{CCO})$	-6.0 V to +6.0 V
Input Voltages	
Input Voltage	$-0.5 V$ to $V_{CCI} + 0.5 V$
Differential Input Voltage	$\pm (V_{CCI} + 0.5 V)$
Maximum Input/Output Current	±50mA
Shutdown Control Pin	
Applied Voltage (HYS to GND)	−0.5 V to Vcco + 0.5 V
Maximum Input/Output Current	±50 mA
Latch/Hysteresis Control Pin	
Applied Voltage (HYS to GND)	-0.5V to $V_{\text{CCO}} + 0.5 \text{V}$
Maximum Input/Output Current	±50 mA
Output Current	±50 mA
Temperature	
Operating Temperature, Ambient	−40°C to +125°C
Operating Temperature, Junction	150°C
Storage Temperature Range	−65°C to +150°C

Stress above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

THERMAL RESISTANCE

 θ_{JA} is specified for the worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages.

Table 3. Thermal Resistance

Package Type	θ_{JA}^{1}	Unit
ADCMP608 SC70 6-lead	426	°C/W
ADCMP609 MSOP 8-lead	130	°C/W


¹ Measurement in still air.

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



PIN CONFIGURATION AND FUNCTION DESCRIPTIONS






Figure 2. ADCMP608 Pin Configuration

Figure 3. ADCMP609 Pin Configuration

Table 4. ADCMP608 Pin Function Descriptions

Pin No.	Mnemonic	Description
1	Q	Noninverting Output. Q is at logic high if the analog voltage at the noninverting input, V_P , is greater than the analog voltage at the inverting input, V_N .
2	VEE	Negative Supply Voltage.
3	V_P	Noninverting Analog Input.
4	Vn	Inverting Analog Input.
5	S _{DN}	Shutdown. Drive this pin low to shutdown the device.
6	V cc	V _{CC} Supply.

Table 5. ADCMP609 Pin Function Descriptions

Pin No.	Mnemonic	Description
1	Vcci/Vcco	Vcc Supply.
2	V_P	Noninverting Analog Input.
3	V _n	Inverting Analog Input.
4	S _{DN}	Shutdown. Drive this pin low to shutdown the device.
5	LE/HYS	Latch/Hysteresis Control. Bias with resistor or current source for hysteresis; drive TTL low to latch.
6	V _{EE}	Negative Supply Voltage.
7	Q	Noninverting Output. Q is at logic low if the analog voltage at the noninverting input, V _P , is greater than the analog voltage at the inverting input, V _N , provided the comparator is in compare mode.
8	Q	Inverting Output. \overline{Q} is at logic high if the analog voltage at the noninverting input V_P is greater than the analog voltage at the inverting input, V_N , provided the comparator is in compare mode.

TYPICAL PERFORMANCE CHARACTERISTICS

 $V_{CCI} = V_{CCO} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}, \text{ unless otherwise noted.}$




Figure 4. Propagation Delay vs. Input Overdrive




Figure 7. Hysteresis vs. Vcc




Figure 5. Propagation Delay vs. Input Common Mode




Figure 8. Hysteresis vs. R_{HYS} Control Resistor




Figure 6. Propagation Delay vs. Temperature




Figure 9. Input Bias Current vs. Input Common Mode





Figure 10. Input Bias Current vs. Temperature






Figure 11. Input Offset Voltage vs. Temperature

APPLICATION INFORMATION

POWER/GROUND LAYOUT AND BYPASSING

The ADCMP608 and ADCMP609 comparators are high speed devices. Despite the low noise output stage, it is essential to use proper high speed design techniques to achieve the specified performance. Because comparators are uncompensated amplifiers, feedback in any phase relationship is likely to cause oscillations or undesired hysteresis. Of critical importance is the use of low impedance supply planes, particularly the output supply plane ($V_{\rm CCO}$) and the ground plane (GND). Individual supply planes are recommended as part of a multilayer board. Providing the lowest inductance return path for switching currents ensures the best possible performance in the target application.

It is also important to adequately bypass the input and output supplies. A 0.1 μF bypass capacitor should be placed as close as possible to each $V_{\rm CC}$ supply pin. The capacitor should be connected to the GND plane with redundant vias placed to provide a physically short return path for output currents flowing back from ground to the $V_{\rm CC}$ pin. High frequency bypass capacitors should be carefully selected for minimum inductance and ESR. Parasitic layout inductance should also be strictly controlled to maximize the effectiveness of the bypass at high frequencies.

TTL-/CMOS-COMPATIBLE OUTPUT STAGE

Specified propagation delay performance can be achieved only by keeping the capacitive load at or below the specified minimums. The outputs of the ADCMP608 and ADCMP609 are designed to directly drive one Schottky TTL or three low power Schottky TTL loads or equivalent. For large fan outs, buses, or transmission lines, an appropriate buffer should be used to maintain the excellent speed and stability of the part.

With the rated 15 pF load capacitance applied, even at 2.5 V $V_{\rm CC}$, more than half of the total device propagation delay is output stage slew time. Because of this, the total prop delay will decrease as $V_{\rm CCO}$ decreases and instability in the power supply may show up as excess delay dispersion.

This delay is measured to the 50% point for whatever supply is in use, so the fastest times will be observed with the $V_{\rm CC}$ supply at 2.5 V, and larger values will be observed when driving loads, that switch at other levels. Overdrive and input slew rate dispersions are not significantly affected by output loading and $V_{\rm CC}$ variations.

The TTL/CMOS-compatible output stage is shown in the simplified schematic diagram of Figure 12. Because of its inherent symmetry and generally good behavior, this output stage is readily adaptable for driving various filters and other unusual loads.




Figure 13. Simplified Schematic Diagram of TTL/CMOS-COMPATIBLE Output Stage

USING/DISABLING THE LATCH FEATURE

The latch input of the ADCMP609 is designed for maximum versatility. It can safely be left floating or pulled to TTL high for normal comparator operation with no hysteresis, or it can be driven low by any standard TTL/CMOS device as a high speed latch.

In addition, the pin can be operated as a hysteresis control pin with a bias voltage of 1.25 V nominal and an input resistance of approximately 7000 Ω . This allows the comparator hysteresis to be easily and accurately controlled by either a resistor or an inexpensive CMOS DAC.

Hysteresis control and latch mode can be used together if an open drain, a collector, or a three-state driver is connected in parallel to the hysteresis control resistor or current source.

Due to the programmable hysteresis feature, the logic threshold of the latch pin is approximately 1.1~V regardless of V_{CC} .

OPTIMIZING PERFORMANCE

As with any high speed comparator, proper design and layout techniques are essential for obtaining the specified performance. Stray capacitance, inductance, common power and ground impedances, or other layout issues can severely limit performance and often cause oscillation. The source impedance should be minimized as much as is practicable. High source impedance, in combination with the parasitic input capacitance of the comparator, will cause an undesirable degradation in bandwidth at the input, thus degrading the overall response. Higher impedances encourage undesired coupling.

COMPARATOR PROPAGATION DELAY DISPERSION

The ADCMP608 and ADCMP609 comparator is designed to reduce propagation delay dispersion over a wide input overdrive range of 5 mV to $V_{\rm CCI}-1$ V. Propagation delay dispersion is the variation in propagation delay that results from a change in the degree of overdrive or slew rate (how far or how fast the input signal exceeds the switching threshold).

Propagation delay dispersion is a specification that becomes important in high speed, time-critical applications, such as data communication, automatic test and measurement, and instrumentation. It is also important in event-driven applications, such as pulse spectroscopy, nuclear instrumentation, and medical imaging. Dispersion is defined as the variation in propagation delay as the input overdrive conditions are changed (see Figure 14 and Figure 15).

ADCMP608 and ADCMP609 dispersion is typically <5 ns as the overdrive varies from 5 mV to 500 mV, and the input slew rate varies from 2 V/ns to 10 V/ns. This specification applies to both positive and negative signals because the device has very closely matched delays for both positive-going and negative-going inputs, and very low output skews. Remember to add the actual device offset to the overdrive for repeatable dispersion measurements.




Figure 15. Propagation Delay—Slew Rate Dispersion

COMPARATOR HYSTERESIS

The addition of hysteresis to a comparator is often desirable in a noisy environment, or when the differential input amplitudes are relatively small or slow moving. The transfer function for a comparator with hysteresis is shown in Figure 16. As the input voltage approaches the threshold (0.0 V, in this example) from below the threshold region in a positive direction, the comparator switches from a low to a high when the input crosses $+V_{\rm H}/2$. The new switching threshold becomes $-V_{\rm H}/2$. The comparator remains in the high state until the threshold $-V_{\rm H}/2$ is crossed from below the threshold region in a negative direction. In this manner, noise or feedback output signals centered on 0.0 V input cannot cause the comparator to switch states unless it exceeds the region bounded by $\pm V_{\rm H}/2$.




Figure 16. Comparator Hysteresis Transfer Function

The customary technique for introducing hysteresis into a comparator uses positive feedback from the output back to the input. One limitation of this approach is that the amount of hysteresis varies with the output logic levels, resulting in hysteresis that is not symmetric about the threshold. The external feedback network can also introduce significant parasitics that reduce high speed performance, and can even induce oscillation in some cases.

The ADCMP609 comparator offers a programmable hysteresis feature that significantly improves accuracy and stability. Connecting an external pull-down resistor or a current source from the LE/HYS pin to GND, varies the amount of hysteresis in a predictable and stable manner. Leaving the LE/HYS pin disconnected or driving it high removes the hysteresis. The maximum hysteresis that can be applied using this pin is approximately 160 mV. Figure 17 illustrates the amount of hysteresis applied as a function of external resistor value. Figure TBD illustrates hysteresis as a function of current.

Preliminary Technical Data

ADCMP608/ADCMP609

The hysteresis control pin appears as a 1.25 V bias voltage seen through a series resistance of $7k \pm 20\%$ throughout the hysterisis control range. The advantages of applying hysteresis in this manner are improved accuracy, improved stability, reduced component count, and maximum versatility. An external bypass capacitor is not recommended on the HYS pin because it would likely degrade the jitter performance of the device and impair the latch function. As described in Using/Disabling the Latch Feature, hysteresis control need not compromise the latch function.




Figure 17. Hysteresis vs. R_{HYS} Control Resistor

CROSSOVER BIAS POINT

Rail-to-rail inputs of this type, in both op amps and comparators have a dual front-end design. Certain devices are active near the V_{CC} rail and others are active near the V_{EE} rail. At some predetermined point in the common-mode range, a crossover occurs. At this point, normally $V_{\text{CC}}/2$, the direction of the bias current reverses and there are changes in measured offset voltages and currents.

With $V_{\rm CC}$ less than 4 V, this crossover is at the expected $V_{\rm CC}/2$, but with $V_{\rm CC}$ greater than 4 V, the crossover point instead follows $V_{\rm CC}$ 1:1, bringing it to approximately 3 V with $V_{\rm CC}$ at 5 V. This means that the comparator input characteristics will more closely resemble the inputs of non rail-to rail ground sensing comparators such as the AD8611.

MINIMUM INPUT SLEW RATE REQUIREMENT

(Remove if device is stable.)

As with most high speed comparators, without hysteresis a minimum slew rate must be met to ensure that the device does not oscillate as the input signal crosses the threshold. This oscillation is due to the high gain bandwidth of the comparator in combination with feedback parasitics inherent in the package and PC board. A minimum slew rate of TBD. V/ μ s ensures clean output transitions from the ADCMP608/ADCMP609 comparators without hysteresis. In many applications, chattering is not harmful.

TYPICAL APPLICATION CIRCUITS




Figure 18. Self-Biased 50% Slicer




Figure 19. LVDS to CMOS Receiver




Figure 20. Voltage Controlled Oscillator




Figure 21. Oscillator and Pulse Width Modulator




Figure 22. Duty Cycle to Differential Voltage




Figure 23. DAC Hysteresis Adjustment with Latch

TIMING INFORMATION

Figure 24 illustrates the ADCMP608/ADCMP609 latch timing relationships. Table 6 provides definitions of the terms found in the figure.




Figure 24. System Timing Diagram

Table 6. Timing Descriptions

Symbol	Timing	Description
t _{PDH}	Input to output high delay	Propagation delay measured from the time the input signal crosses the reference (± the input offset voltage) to the 50% point of an output low-to-high transition.
t _{PDL}	Input to output low delay	Propagation delay measured from the time the input signal crosses the reference (± the input offset voltage) to the 50% point of an output high-to-low transition.
t _{PLOH}	Latch enable to output high delay	Propagation delay measured from the 50% point of the latch enable signal low-to-high transition to the 50% point of an output low-to-high transition.
t _{PLOL}	Latch enable to output low delay	Propagation delay measured from the 50% point of the latch enable signal low-to-high transition to the 50% point of an output high-to-low transition.
t _H	Minimum hold time	Minimum time after the negative transition of the latch enable signal that the input signal must remain unchanged to be acquired and held at the outputs.
t _{PL}	Minimum latch enable pulse width	Minimum time that the latch enable signal must be high to acquire an input signal change.
ts	Minimum setup time	Minimum time before the negative transition of the latch enable signal occurs that an input signal change must be present to be acquired and held at the outputs.
t_{R}	Output rise time	Amount of time required to transition from a low to a high output as measured at the 20% and 80% points.
t _F	Output fall time	Amount of time required to transition from a high to a low output as measured at the 20% and 80% points.
V_{OD}	Voltage overdrive	Difference between the input voltages V _A and V _B .

Preliminary Technical Data

NOTES

Preliminary Technical Data

ADCMP608/ADCMP609

NOTES

٨	n	r	M	D	ር	N	Q	/A	r	M	D	ር	N	0
н	U	b	IVI	Г	o	U	0	ΙH	L	IVI		o	u	J

Preliminary Technical Data

NOTES