
- Three Differential Transceivers in One Package
- Signaling Rates<sup>1</sup> Up to 30 Mbps
- Low Power and High Speed
- Designed for TIA/EIA-485, TIA/EIA-422, ISO 8482, and ANSI X3.277 (HVD SCSI Fast-20) Applications
- Common-Mode Bus Voltage Range
   7 V to 12 V
- ESD Protection on Bus Terminals Exceeds 12 kV
- Driver Output Current up to ±60 mA
- Thermal Shutdown Protection
- Driver Positive and Negative Current Limiting
- Power-Up, Power-Down Glitch-Free Operation
- Pin-Compatible With the SN75ALS171
- Available in Shrink Small-Outline Package

## description


The SN65LBC171 and SN75LBC171 are monolithic integrated circuits designed for bidirectional data communication on multipoint bus-transmission lines. Potential applications include serial or parallel data transmission, cabled peripheral buses with twin axial, ribbon, or twisted-pair cabling. These devices are suitable for FAST–20 SCSI and can transmit or receive data pulses as short as 25 ns, with skew less than 3 ns.

These devices combine three 3-state differential line drivers and three differential input line receivers, all of which operate from a single 5-V power supply.

SN65LBC171DB (Marked as BL171) SN75LBC171DB (Marked as LB171) SN65LBC171DW (Marked as 65LBC171) SN75LBC171DW (Marked as 75LBC171)



### logic diagram



The driver differential outputs and the receiver differential inputs are connected internally to form three differential input/output (I/O) bus ports that are designed to offer minimum loading to the bus whenever the driver is disabled or  $V_{CC} = 0$ . These ports feature a wide common-mode voltage range making the device suitable for party-line applications over long cable runs.

The SN75LBC171 is characterized for operation over the temperature range of 0°C to 70°C. The SN65LBC171 is characterized for operation over the temperature range of –40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

<sup>1</sup>The signaling rate of a line is the number of voltage transitions that are made per second expressed in the units bps (bits per second).



#### **AVAILABLE OPTIONS**<sup>†</sup>

	PACKAGE					
TA	PLASTIC SMALL-OUTLINE (JEDEC MS-013) PLASTIC SHRINK SMALL-OUTLINE (JEDEC MO-150)  SN75LBC171DW SN75LBC171DB					
0°C to 70°C	SN75LBC171DW	SN75LBC171DB				
-40°C to 85°C	SN65LBC171DW	SN65LBC171DB				

<sup>†</sup> Add R suffix for taped and reel

### **Function Tables**

## **EACH DRIVER**


INPUT	ENABLE		OUT	PUTS
D	DE	CDE	Α	В
Н	Н	Н	Н	L
L	Н	Н	L	Н
OPEN	Н	Н	L	Н
Х	L	Χ	Z	Z
Х	Х	L	Ζ	Z
Х	OPEN	Χ	Ζ	Z
Х	Х	OPEN	Z	Z

#### **EACH RECEIVER**

DIFFERENTIAL INPUT (V <sub>A</sub> -V <sub>B</sub> )	ENABLE RE	OUTPUT R
V <sub>ID</sub> ≥ 0.2 V	L	Н
$-0.2 \text{ V} < \text{V}_{1D} < 0.2 \text{ V}$	L	?
$V_{ID} \le -0.2 V$	L	L
X	Н	Z
OPEN	L	Н

H = high level, L = low level, X = irrelevant,Z = high impedance (off), ? = indeterminate

# equivalent input and output schematic diagrams



SLLS460A - NOVEMBER 2000 - REVISED FEBRUARY 2001

## absolute maximum ratings†

Supply voltage, V <sub>CC</sub> (see Note 1)	–0.3 V to 6 V
Voltage range at any bus I/O terminal (steady state)	–10 V to 15 V
Voltage input range, A and B, (transient pulse through 100 $\Omega$ , see Figure	re 12)
Voltage range at any DE, RE, or CDE terminal	$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Electrostatic discharge: Human body model (A, B, GND) (see Note 2)	12 kV
All pins	
Charged-device model (all pins) (see Note 3) .	
Continuous total power dissipation	. See Power Dissipation Rating Table
Storage temperature range, T <sub>stq</sub>	65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltage values, except differential I/O bus voltages, are with respect to network ground terminal.
  - 2. Tested in accordance with JEDEC Standard 22, Test Method A114-A.
  - 3. Tested in accordance with JEDEC Standard 22, Test Method C101.

#### POWER DISSIPATION RATING TABLE

PACKAGE	$T_{\mbox{A}} \le 25^{\circ}\mbox{C}$ POWER RATING	DERATING FACTOR <sup>‡</sup> ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 85°C POWER RATING
DB	995 mW	8.0 mW/°C	635 mW	515 mW
DW	1480 mW	11.8 mW/°C	950 mW	770 mW

<sup>‡</sup> This is the inverse of the junction-to-ambient thermal resistance when board-mounted and with no air flow.

## recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>		4.75	5	5.25	V
Voltage at any bus I/O terminal	А, В	-7		12	V
High-level input voltage, VIH	DE, CDE, RE	2		VCC	V
Low-level input voltage, V <sub>IL</sub>	DE, CDE, RE	0		0.8	V
Differential input voltage, V <sub>ID</sub>	A with respect to B	-12		12	V
Output ourrent	Driver	-60		60	A
Output current	Receiver	-8		8	mA
On another free air team and up. T.	SN75LBC171	0		70	۰,
Operating free-air temperature, T <sub>A</sub>	SN65LBC171	-40		85	°C

#### **DRIVER SECTION**

## electrical characteristics over recommended operating conditions

	PARAMETER	TEST CO	ONDITIONS	MIN	TYP†	MAX	UNIT		
VIK	Input clamp voltage D, DE, CDE	I <sub>I</sub> = 18 mA		-1.5	-0.7		V		
٧o	Open-circuit output voltage (single-ended)	A or B, No load		0		VCC	V		
		No load		3.8	4.3	VCC	V		
Vod(ss)	Steady-state differential output voltage magnitude‡	$R_L = 54 \Omega$ ,	See Figure 1	1	1.6	2.4	V		
	magnitude+	With common-mode	loading, See Figure 2	1	1.6	2.4	V		
$\Delta V_{ extsf{OD}}$	Change in differential output voltage magnitude,   V <sub>OD(H)</sub>   -  V <sub>OD(L)</sub>			-0.2		0.2	V		
Voc(ss)	Steady-state common-mode output voltage	$R_L = 54 \Omega$ , $C_L = 50 \text{ pF}$	$R_L = 54 \Omega$ ,	$R_L = 54 \Omega,$ $C_L = 50 \text{ pF}$	See Figure 1	2	2.4	2.8	V
ΔVOC(SS)	Change in steady-state common-mode output voltage $(V_{OC(H)} - V_{OC(L)})$		, Ε = 00 βι	-0.2		0.2	V		
lį	Input current	D, DE, CDE		-100		100	μΑ		
IO	Output current with power off	$V_{CC} = 0 V$ ,	$V_0 = -7 \text{ V to } 12 \text{ V}$	-700		900	μΑ		
los	Short-circuit output current	$V_O = -7 \text{ V to } 12 \text{ V},$	See Figure 7	-250		250	mA		
ICC	Supply current (driver enabled)	D at 0 V or V <sub>CC</sub> ,	CDE, DE, RE at V <sub>CC</sub> , No load		14	20	mA		

<sup>†</sup> All typical values are at V<sub>CC</sub> = 5 V and T<sub>A</sub> = 25°C.

## switching characteristics over recommended operating conditions

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
tPLH	Differential output propagation delay, low-to high		4	8.5	12	
tPHL	Differential output propagation delay, high-to-low		4	8.5	11	
t <sub>r</sub>	Differential output rise time	]	3	7.5	11	
t <sub>f</sub>	Differential output fall time	$R_L = 54 \Omega$ , $C_L = 50 pF$ , See Figure 3	3	7.5	11	ns
tsk(p)	Pulse skew   (tpLH - tpHL)	occ rigure o			2	
tsk(o)	Output skew§				1.5	
t <sub>sk(pp)</sub>	Part-to-part skew¶				2	
tPLH	Differential output propagation delay, low-to high		3	7	10	
tPHL	Differential output propagation delay, high-to-low		3	7.5	10	
t <sub>r</sub>	Differential output rise time	]	3	7.5	12	
tf	Differential output fall time	See Figure 4, (HVD SCSI double-terminated load)	3	7.5	12	ns
tsk(p)	Pulse skew   (tpLH - tpHL)	(TVB Gool addisc terminated load)			3	
tsk(o)	Output skew§				1.5	
t <sub>sk(pp)</sub>	Part-to-part skew <sup>¶</sup>				2.5	
tPZH	Output enable time to high level	Soo Eiguro E		15	25	no
tPHZ	Output disable time from high level	See Figure 5		18	25	ns
tPZL	Output enable time to low level	Soo Eiguro 6		10	25	no
<sup>t</sup> PLZ	Output disable time from low level	See Figure 6		17	25	ns

Output skew  $(t_{SK(0)})$  is the magnitude of the time delay difference between the outputs of a single device with all of the inputs connected together. Part-to-part skew (t<sub>sk(pp)</sub>) is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same input signals, the same supply voltages, at the same temperature, and have identical packages and test circuits.



<sup>&</sup>lt;sup>‡</sup> The minimum V<sub>OD</sub> may not fully comply with TIA/EIA-485-A at operating temperatures below 0°C. System designers should take the possibly lower output signal into account in determining the maximum signal-transmission distance.

#### RECEIVER SECTION

## electrical characteristics over recommended operating conditions


	PARAMETER	TEST CON	IDITIONS	MIN	TYP†	MAX	UNIT
V <sub>IT+</sub>	Positive-going differential input voltage threshold					0.2	V
V <sub>IT</sub> –	Negative-going differential input voltage threshold			-0.2			V
V <sub>hys</sub>	Hysteresis voltage (V <sub>IT+</sub> – V <sub>IT-</sub> )				40		mV
Vон	High-level output voltage	$V_{ID}$ = 200 mV, $I_{OH}$ = -8 mA, see Figure 10		4	4.7	VCC	V
VOL	Low-level output voltage	V <sub>ID</sub> = -200 mV, I <sub>OL</sub> = -8 mA, see Figure 10		0	0.2	0.4	V
1.	Line input current	Other input = 0 V	V <sub>I</sub> = 12 V			0.9	mA
l II	Line input current	Other input = 0 v	V <sub>I</sub> = −7 V	-0.7			IIIA
II	Input current	RE		-100		100	μΑ
R <sub>I</sub>	Input resistance	A, B		12			kΩ
Icc	Supply current (receiver enabled)	A, B, D open, RE, D	E, and CDE at 0 V			16	mA

 $<sup>\</sup>dagger$  All typical values are at V<sub>CC</sub> = 5 V and T<sub>A</sub> = 25°C.

## switching characteristics over recommended operating conditions

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
tPLH	Propagation delay time, low-to-high level output		7		16	ns
<sup>t</sup> PHL	Propagation delay time, high-to-low level output	V 2 V to 3 V Soo Figure 0	7		16	ns
t <sub>r</sub>	Receiver output rise time	$V_{ID} = -3 \text{ V to } 3 \text{ V, See Figure } 9$		1.3	3	ns
t <sub>f</sub>	Receiver output fall time			1.3	3	ns
<sup>t</sup> PZH	Receiver output enable time to high level	San Figure 10		26	40	20
<sup>t</sup> PHZ	Receiver output disable time from high level	See Figure 10			40	ns
tPZL	Receiver output enable time to low level	San Figure 44		29	40	20
tPLZ	Receiver output enable time to high level	See Figure 11			40	ns
t <sub>sk(p)</sub>	Pulse skew (  ( tpLH - tpHL  )				2	ns
t <sub>sk(o)</sub>	Output skew <sup>‡</sup>				1.5	ns
tsk(pp)	Part-to-part skew§				3	ns

<sup>&</sup>lt;sup>‡</sup> Output skew (t<sub>sk(0)</sub>) is the magnitude of the time delay difference between the outputs of a single device with all of the inputs connected together. § Part-to-part skew (t<sub>sk(pp)</sub>) is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same input signals, the same supply voltages, at the same temperature, and have identical packages and test circuits.



†Includes probe and jig capacitance

Figure 1. Driver Test Circuit,  $V_{\mbox{\scriptsize OD}}$  and  $V_{\mbox{\scriptsize OC}}$  Without Common-Mode Loading





Figure 2. Driver Test Circuit,  $V_{\mbox{\scriptsize OD}}$  With Common-Mode Loading



† PRR = 1 MHz, 50% Duty Cycle,  $t_{\rm f}$  < 6 ns,  $t_{\rm f}$  < 6 ns,  $Z_{\rm O}$  = 50  $\Omega$  ‡ Includes Probe and Jig Capacitance






Figure 3. Driver Switching Test Circuit and Waveforms, 485-Loading





- † PRR = 1 MHz, 50% Duty Cycle,  $t_{\text{f}}$  < 6 ns,  $t_{\text{f}}$  < 6 ns,  $Z_{\text{O}}$  = 50  $\Omega$
- ‡ Includes Probe and Jig Capacitance

Figure 4. Driver Switching Test Circuit and Waveforms, HVD SCSI-Loading (double terminated)



- † 3 V if testing A output, 0 V if testing B output
- ‡ PRR = 1 MHz, 50% Duty Cycle,  $t_r$  < 6 ns,  $t_f$  < 6 ns,  $Z_0$  = 50  $\Omega$
- § Includes Probe and Jig Capacitance






Figure 5. Driver Enable/Disable Test, High Output





- † 0 V if testing A output, 3 V if testing B output
- ‡ PRR = 1 MHz, 50% Duty Cycle,  $t_r$  < 6 ns,  $t_f$  < 6 ns,  $Z_O$  = 50  $\Omega$
- § Includes Probe and Jig Capacitance

Figure 6. Driver Enable/Disable Test, Low Output




Figure 7. Driver Short-Circuit Test





Figure 8. Receiver DC Parameters



- † PRR = 1 MHz, 50% Duty Cycle,  $t_{\rm f}$  < 6 ns,  $t_{\rm f}$  < 6 ns,  $Z_{\rm O}$  = 50  $\Omega$
- ‡ Includes Probe and Jig Capacitance







Figure 9. Receiver Switching Test Circuit and Waveforms






- † PRR = 1 MHz, 50% Duty Cycle,  $t_{\text{f}}$  < 6 ns,  $t_{\text{f}}$  < 6 ns,  $Z_{\text{O}}$  = 50  $\Omega$
- ‡ Includes Probe and Jig Capacitance


Figure 10. Receiver Enable/Disable Test, High Output





- † PRR = 1 MHz, 50% Duty Cycle,  $t_{\rm f}$  < 6 ns,  $t_{\rm f}$  < 6 ns,  $Z_{\rm O}$  = 50  $\Omega$
- ‡ Includes Probe and Jig Capacitance

Figure 11. Receiver Enable/Disable Test, Low Output










Figure 12. Test Circuit and Waveform, Transient Over Voltage Test












Figure 19. Circuit Diagram for Signaling Characteristics




Figure 20. Signal Waveforms at 30 Mbps




Figure 21. Eye Patterns, Pseudorandom Data at 30 Mbps




Figure 22. Signal Waveforms at 50 Mbps




Figure 23. Eye Patterns, Pseudorandom Data at 50 Mbps


SLLS460A - NOVEMBER 2000 - REVISED FEBRUARY 2001

### **MECHANICAL DATA**

## DB (R-PDSO-G\*\*)

### **28 PINS SHOWN**

### **PLASTIC SMALL-OUTLINE**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.


D. Falls within JEDEC MO-150

#### **MECHANICAL DATA**

## DW (R-PDSO-G\*\*)

### **16 PINS SHOWN**

### PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments
Post Office Box 655303
Dallas, Texas 75265

Copyright © 2002, Texas Instruments Incorporated