


2.25MHz 400mA/600mA Dual Step-Down Converter In Small 3x3mm QFN Package

FEATURES

- High Efficiency—Up to 95%
- V_{IN} Range From 2.5 V to 6 V
- 2.25 MHz Fixed Frequency Operation
- Output Current 400 mA and 600 mA
- Adjustable Output Voltage From 0.6V to V_{IN}
- Pin Selectable Output Voltage Supports Simple Dynamic Voltage Scaling
- EasyScale[™] Optional One-Pin Serial Interface
- Power Save Mode at Light Load Currents
- 180° Out of Phase Operation
- Output Voltage Accuracy in PWM Mode ±1%
- Typical 32-µA Quiescent Current for Both Converters
- 100% Duty Cycle for Lowest Dropout
- Available in a 10-Pin QFN (3×3mm)

APPLICATIONS

- Cell Phones, Smart-phones
- PDAs, Pocket PCs
- OMAP™ and Low Power DSP Supply
- Portable Media Players
- Digital Radio
- Digital Cameras



DESCRIPTION


The TPS6240x device series are synchronous dual step-down DC-DC converters optimized for battery powered portable applications. They provide two independent output voltage rails powered by 1-cell Li-lon or 3-cell NiMH/NiCD batteries. The devices are also suitable to operate from a standard 3.3V or 5V voltage rail.

With an input voltage range of 2.5V to 6V the TPS62400 is ideal to power portable applications like smart phones, PDAs and other portable equipment.

With the EasyScale[™] serial interface the output voltages can be modified during operation. The fixed output voltage versions TPS62401, TPS62402, TPS62403 support one pin controlled simple Dynamic Voltage Scaling for low power processors.

The TPS6240x operates at 2.25MHz fixed switching frequency and enters the power save mode operation at light load currents to maintain high efficiency over the entire load current range. For low noise applications the devices can be forced into fixed frequency PWM mode by pulling the MODE/DATA pin high. In the shutdown mode, the current consumption is reduced to $1.2\mu A$, typical. The devices allow the use of small inductors and capacitors to achieve a small solution size.

The TPS62400 is available in a 10-pin leadless package (3×3mm QFN)



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EasyScale, OMAP, PowerPAD are trademarks of Texas Instruments.

SLVS681D-JUNE 2006-REVISED FEBRUARY 2007





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ORDERING INFORMATION

T _A	PART NUMBER			LT OUTPUT TAGE ⁽¹⁾	OUTPUT CURRENT	QFN ⁽²⁾ PACKAGE	ORDERING ⁽³⁾	PACKAGE MARKING					
	TPS62400	OUT1		Adjustable	400mA	DRC	TPS62400DRC	BQE					
	17302400	OUT2		Aujustable	600mA	DRC	1F362400DRC	BQE					
		OUT1	Fixed	DEF_1 = High 1.1V	400mA								
	TPS62401	0011	default	DEF_1 = Low 1.575V	400MA	DC	TPS62401DRC	BRN					
		OUT2	Fi	Fixed default 1.8V									
–40°C to 85°C		OUT1	Fixed DEF_1 = High 1.1V		400mA								
			default	DEF_1 = Low 1.575V	400MA	DRC	TPS62403DRC	BYI					
		OUT2	Fixed default 2.8V		600mA								
	TPS62402						OUT1	Fixed	DEF_1 = High 1.8V	400mA			
		0011	default	DEF_1 = Low 1.2V	400IIIA	DRC	TPS62402DRC	BYH					
		OUT2	Fixed default 3.3V		600mA								

- 1) Contact TI for other fixed output voltage options.
- (2) The DRC (QFN 10 PIN) package is available in tape on reel. Add R suffix to order quantities of 3000 parts per reel.
- (3) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI Web site at www.ti.com.

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted)(1)

			VALUE	UNIT			
	Input voltage	e range on V _{IN} ⁽²⁾	-0.3 to 7	V			
	Voltage ranç	ge on EN, MODE/DATA, DEF_1	-0.3 to $V_{IN} + 0.3$, ≤ 7	V			
	current into	MODE/DATA	≤ 0.5	mA			
	Voltage on S	SW1, SW2	-0.3 to 7				
	Voltage on A	ADJ2, FB1	-0.3 to $V_{IN} + 0.3, \le 7$				
		HBM Human body model	2	kV			
	ESD rating ⁽³⁾	Charge device model CDM	1	kV			
	raung	Machine model	200	V			
$T_J(max)$	Maximum o	perating junction temperature	150	°C			
T _A	Operating ambient temperature range -40 to 85						
T _{stg}	Storage tem	Storage temperature range -65 to 150 °					

⁽¹⁾ Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute—maximum—rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to network ground terminal.

DISSIPATION RATINGS

PACKAGE	$R_{\theta JA}$	POWER RATING FOR T _A ≤ 25°C	DERATING FACTOR ABOVE T _A = 25°C
DRC	49°C/W	2050mW	21mW/°C

⁽³⁾ The human body model is a 100pF capacitor discharged through a 1.5kΩ resistor into each pin. The machine model is a 200pF capacitor discharged directly into each pin.



RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
VIN	Supply voltage	2.5	6	V
	Output voltage range for adjustable voltage	0.6	VIN	V
T _A	Operating ambient temperature	-40	85	°C
TJ	Operating junction temperature	-40	125	°C

ELECTRICAL CHARACTERISTICS

 $V_{IN}=3.6V,\ V_{OUT}=1.8V,\ EN=V_{IN},\ MODE=GND,\ L=2.2\mu H,\ C_{OUT}=20\mu F,\ T_{A}=-40^{\circ}C\ to\ 85^{\circ}C\ typical\ values\ are\ at\ T_{A}=25^{\circ}C\ (unless\ otherwise\ noted)$

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY C	URRENT				,	
V _{IN}	Input voltage range		2.5		6.0	V
		One converter, I _{OUT} = 0mA. PFM mode enabled (Mode = 0) device not switching, EN1 = 1 OR EN2 = 1		19	29	μΑ
IQ	Operating quiescent current	Two converter, I _{OUT} = 0mA. PFM mode enabled (Mode = 0) device not switching, EN1 = 1 AND EN2 = 1		32	48	μА
		I _{OUT} = 0mA, MODE/DATA = GND, for one converter, V _{OUT} 1.575V ⁽¹⁾		23		μΑ
		I_{OUT} = 0mA, MODE/DATA = V_{IN} , for one converter, V_{OUT} 1.575V $^{(1)}$		3.6		mA
		EN1, EN2 = GND, V _{IN} = 3.6V ⁽²⁾		1.2	3	
I _{SD}	Shutdown current	EN1, EN2 = GND, V_{IN} ramped from 0V to $3.6V^{(3)}$		0.1	1	μΑ
\ /	Lindam alterna in alcout three hald	Falling		1.5	2.35	V
V_{UVLO}	Undervoltage lockout threshold	Rising			2.4	V
ENABLE E	EN1, EN2		1		,	
V _{IH}	High-level input voltage, EN1, EN2		1.2		V_{IN}	V
V _{IL}	Low-level input voltage, EN1, EN2		0		0.4	V
I _{IN}	Input bias current, EN1, EN2	EN1, EN2 = GND or VIN		0.05	1.0	μΑ
DEF_1 INF	PUT					
V _{DEF_1H}	DEF_1 high level input voltage	DEF_1 pin is a digital input at TPS62401 fixed output voltage option	0.9		V _{IN}	V
V _{DEF_1L}	DEF_1 low level input voltage	DEF_1 pin is a digital input at TPS62401 fixed output voltage option	0		0.4	V
I _{IN}	Input bias current DEF_1	DEF_1 GND or VIN		0.01	1.0	μΑ
MODE/DA	TA					
V _{IH}	High-level input voltage, MODE/DATA		1.2		V_{IN}	V
V _{IL}	Low-level input voltage, MODE/DATA		0		0.4	V
I _{IN}	Input bias current, MODE/DATA	MODE/DATA = GND or VIN		0.01	1.0	μΑ
V _{OH}	Acknowledge output voltage high	Open drain, via external pullup resistor			V_{IN}	V
V _{OL}	Acknowledge output voltage low	Open drain, sink current 500μA	0		0.4	V
INTERFAC	E TIMING		•			
t _{Start}	Start time		2			μs
t _{H LB}	High time low bit, logic 0 detection	Signal level on MODE/DATA pin is > 1.2V	2		200	μs

⁽¹⁾ Device is switching with no load on the output, $L = 3.3\mu H$, value includes losses of the coil

⁽²⁾ These values are valid after the device has been already enabled one time (EN1 or EN2 = high) and supply voltage V_{IN} has not powered down.

These values are valid when the device is disabled (EN1 and EN2 low) and supply voltage V_{IN} is powered up. The values remain valid until the device has been enabled first time (EN1 or EN2 = high). After first enable, Note 3 becomes valid.



ELECTRICAL CHARACTERISTICS (continued)

 $V_{IN}=3.6V,\ V_{OUT}=1.8V,\ EN=V_{IN},\ MODE=GND,\ L=2.2\mu H,\ C_{OUT}=20\mu F,\ T_A=-40^{\circ}C\ to\ 85^{\circ}C\ typical\ values\ are\ at\ T_A=25^{\circ}C\ (unless\ otherwise\ noted)$

PARAMETER			TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{L_LB}	Low time low bit, logic 0 detection		Signal level on MODE/DATA pin < 0.4V	2x t _{H_LB}		400	μs
t _{L_HB}	Low time high bit, logic	1 detection	Signal level on MODE/DATA pin < 0.4V	2		200	μs
t _{H_HB}	High time high bit, logic	c 1 detection	Signal level on MODE/DATA pin is > 1.2V	2x t _{L_HB}		400	μs
T _{EOS}	End of Stream		T _{EOS}	2			μs
t _{ACKN}	Duration of acknowled (MODE/DATE line pull device)		V _{IN} 2.5V to 6V	400		520	μs
t _{valACK}	Acknowledge valid time	Э				2	μs
t _{timeout}	Timeout for entering po	ower save mode	MODE/DATA Pin changes from high to low			520	μs
POWER SW	ITCH						
R _{DS(ON)}	P-Channel MOSFET o Converter 1,2	n-resistance,	$V_{IN} = V_{GS} = 3.6V$		280	620	mΩ
I _{LK_PMOS}	P-Channel leakage cui	rent	V _{DS} = 6.0V			1	μΑ
R _{DS(ON)}	N-Channel MOSFET o Converter 1,2	n-resistance	V _{IN} = V _{GS} = 3.6V		200	450	mΩ
I _{LK_SW1/SW2}	Leakage current into S	W1/SW2 pin	Includes N-Chanel leakage current, V _{IN} = open, V _{SW} = 6.0V, EN = GND ⁽⁴⁾		6	7.5	μΑ
	Forward Current Limit OUTPUT 1		25/42/4200/4	0.68	0.8	0.92	Δ.
I _{LIMF}	PMOS and NMOS	OUTPUT 2	$2.5V \le V_{IN} \le 6.0V$	0.85	1.0	1.15	Α
T _{SD}	Thermal shutdown		Increasing junction temperature		150		°C
	Thermal shutdown hys	teresis	Decreasing junction temperature		20		°C
OSCILLATO)R						
fSW	Oscillator frequency		2.5V ≤ VIN ≤ 6V	2.0	2.25	2.5	MHz
OUTPUT							
V _{OUT}	Adjustable output volta	ge range		0.6		V_{IN}	V
V _{ref}	Reference voltage				600		mV
V _{OUT (PFM)}			Voltage positioning active, MODE/DATA = GND, device operating in PFM mode, VIN = 2.5V to 5.0V ⁽⁶⁾⁽⁷⁾	-1.5%	1.01 V _{OUT}	2.5%	
	DC output voltage acci and fixed output voltag		MODE/DATA = GND; device operating in PWM Mode, VIN = 2.5V to 6.0V ⁽⁷⁾	-1%	0%	1%	
V _{OUT(PWM)}			$\rm V_{IN}$ = 2.5V to 6.0V, Mode/Data = $\rm V_{IN}$, Fixed PWM operation, 0mA < $\rm I_{OUT1}$ < 400mA ; 0mA < $\rm I_{OUT2}$ < 600mA $^{(8)}$	-1%	0%	1%	
	DC output voltage load	I regulation	PWM operation mode			0.5	%/A
t _{Start up}	Start-up time		Activation time to start switching ⁽⁹⁾		170		μs
t _{Ramp}	V _{OUT} Ramp UP time		Time to ramp from 5% to 95% of V _{OUT}		750		μs

⁽⁴⁾ On pins SW1 and SW2 an internal resistor of $1M\Omega$ is connected to GND.

⁽⁵⁾ Output voltage specification does not include tolerance of external voltage programming resistors

⁽⁶⁾ Configuration L typ 2.2μH, C_{OUT} typ 20μF, see parameter measurement information, the output voltage ripple in PFM mode depends on the effective capacitance of the output capacitor, larger output capacitors lead to tighter output voltage tolerance.


⁽⁷⁾ In Power Save Mode, PWM operation is typically entered at $I_{PSM} = V_{IN}/32\Omega$.

⁸⁾ For $V_{OUT} > 2V$, V_{IN} min = $V_{OUT} + 0.5V$

⁽⁹⁾ This time is valid if one converter turns from shutdown mode (EN2 = 0) to active mode (EN2 = 1) AND the other converter is already enabled (e.g., EN1 = 1). In case both converters are turned from shutdown mode (EN1 and EN2 = low) to active mode (EN1 and/or EN2=1) a value of typ 80 μs for ramp up of internal circuits needs to be added. After t_{Start} the converter starts switching and ramps V_{OUT}.



PIN ASSIGNMENTS




TERMINAL FUNCTIONS

TERMINAL			
NAME	NO. (QFN)	I/O	DESCRIPTION
ADJ2	1	I	Input to adjust output voltage of converter 2. In adjustable version (TPS62400) connect a external resistor divider between VOUT2, this pin and GND to set output voltage between 0.6V and VIN. At fixed output voltage version (TPS62401) this pin MUST be directly connected to the output. If EasyScale Interface is used for converter 2, this pin must be directly connected to the output, too.
			This Pin has 2 functions:
MODE/DATA	2	1/0	 Operation Mode selection: With low level, Power Save Mode is enabled where the device operates in PFM mode at light loads and enters automatically PWM mode at heavy loads. Pulling this PIN to high forces the device to operate in PWM mode over the whole load range.
111002707171	_	170	 EasyScale™ Interface function: One wire serial interface to change the output voltage of both converters. The pin has an open drain output to provide an acknowledge condition if requested. The current into the open drain output stage may not exceed 500µA. The interface is active if either EN1 or EN2 is high.
VIN	3		Supply voltage, connect to VBAT, 2.5V to 6V
FB1	4	I	Direct feedback voltage sense input of converter 1, connect directly to Vout 1. An internal feed forward capacitor is connected between this pin and the error amplifier. In case of fixed output voltage versions or when the Interface is used, this pin is connected to an internal resistor divider network.
			This pin defines the output voltage of converter 1. The pin acts either as analog input for output voltage setting via external resistors (TPS62400), or digital input to select between two fixed default output voltages (TPS62401, TPS62402, TPS62403).
DEF_1	5	I	For the TPS62400, an external resistor network needs to be connected to this pin to adjust the default output voltage.
			Using the fixed output voltage device options this pin selects between two fixed default output voltages, see table ordering information
SW1	6	I/O	Switch Pin of Converter1. Connect to Inductor
EN1	7	I	Enable Input for Converter1, active high
GND	8		GND for both converters; connect this pin to the PowerPAD™
EN2	9	I	Enable Input for Converter 2, active high
SW2	10	I/O	Switch Pin of Converter 2. Connect to Inductor.
PowerPAD™			Connect to GND




FUNCTIONAL BLOCK DIAGRAM



- (1) In fixed output voltage version, the PIN DEF_1 is connected to an internal digital input and disconnected from the error amplifier
- (2) To set the output voltage of Converter 2 via EasyScale™ Interface, ADJ2 pin must be directly connected to VOUT2



PARAMETER MEASUREMENT INFORMATION



TYPICAL CHARACTERISTICS

TABLE OF GRAPHS AND FIGURES

	FIGURE NO.
Efficiency TPS62401 VOUT1 = 1.1V	1
Efficiency TPS62401 VOUT1 = 1.575V	2
Efficiency VOUT 2 = 1.8V	3
Efficiency TPS62400 VOUT2 = 3.3V	4
Efficiency TPS62402	5
Efficiency TPS62403	6
Efficiency vs VIN	7,8
DC Output Accuracy VOUT1 = 1.1V	9
DC Output Accuracy VOUT2 = 3.3V	10
DC Output Accuracy VOUT2 = 1.8V	11
DC Output Accuracy V _{OUT} 1 1.575V, L = 2.2μH, C _{OUT} = 22μF	12
DC Output Accuracy V _{OUT} 1 1.575V, L = 3.3μH, C _{OUT} = 10μF	13
FOSC vs V _{IN}	14
I _q for one converter	15
I _q for both converters, not switching	16
R _{DSON} PMOS vs V _{IN}	17
R _{DSON} NMOS vs V _{IN}	18
Light Load Output Voltage Ripple in Power Save Mode	19
Output Voltage Ripple in Forced PWM Mode	20
Output Voltage Ripple in PWM Mode	21
Forced PWM/ PFM Mode Transition	22
Load Transient Response PFM/PWM	23
Load Transient Response PWM Operation	24
Line Transient Response	25
Startup Timing One Converter	26



TYPICAL CHARACTERISTICS (continued)

	FIGURE NO.
TPS62401 DEF1_pin Function for Output Voltage Selection	27
Typical Operation V _{IN} = 3.6V, V _{OUT1} = 1.575V, VOUT2 = 1.8V	28
Typical Operation V _{IN} = 3.6V, V _{OUT1} = 1.8V, V _{OUT2} = 3.0V	29
Typical Operation V _{IN} = 3.6V, V _{OUT1} = 1.2V, V _{OUT2} = 1.2V	30
V _{OUT1} Change With EasyScale	31
Dynamic Voltage Positioning	32
Soft Start	33
EasyScale™ Protocol Overview	34
EasyScale Protocol Without Acknowledge	35
EasyScale Protocol Including Acknowledge	36
EasyScale – Bit Coding	37
MODE/DATA PIN: Mode Selection	38
MODE/DATA Pin: Power Save Mode / Interface Communication	39
Typical Application Circuit 1.5V / 2.85V Adjustable Outputs, low PFM voltage ripple optimized	40
Typical Application Circuit 1.5V / 2.85V Adjustable Outputs	41
TPS62401 Fixed 1.575V/1.8 V Outputs, low PFM voltage ripple optimized	42
TPS62401 Fixed 1.1V/1.8 V Outputs, low PFM voltage ripple optimized	43
TPS62401 Fixed 1.575V/1.8 V Outputs	44
Dynamic Voltage Scaling on Vout1 Controlled by DEF_1 pin	45
TPS62403 1.575V/2.8V Outputs	46
Layout Diagram	47
PCB Layout	48

EFFICIENCY TPS62401 VOUT1 = 1.1V




Figure 1.

EFFICIENCY TPS62401 VOUT1 = 1.575V






Figure 2.









EFFICIENCY TPS62400 VOUT 2 = 3.3V

Figure 3.

Figure 4.

EFFICIENCY TPS62403 VOUT1/VOUT2





100





Figure 5.


Figure 6.



MODE/DATA = 0

V_{OUT} = 3.3 V





EFFICIENCY vs VIN


I_{OUT} = 100 mA

100

90

Figure 7.

Figure 8.






Figure 9.

Figure 10.








Figure 11.

_




Figure 13.

DC OUTPUT ACCURACY $V_{OUT}1$ = 1.575V, L = 2.2 $\mu H,\ C_{OUT}$ = 22 μF




Figure 12.





Figure 14.












Figure 19.

OUTPUT VOLTAGE RIPPLE IN FORCED PWM MODE




Figure 20.

OUTPUT VOLTAGE RIPPLE IN PWM MODE




Figure 21.

FORCED PWM/PFM MODE TRANSITION





Figure 22.








Time base - 50 μ s/Div

Figure 23.

LOAD TRANSIENT RESPONSE PWM OPERATION



Time base - 50 µs/Div

Figure 24.

LINE TRANSIENT RESPONSE





Figure 25.

STARTUP TIMING ONE CONVERTER



Time base - 200 μ s/Div

Figure 26.



TPS62401DEF1_PIN FUNCTION FOR OUTPUT VOLTAGE SELECTION






Figure 27.





Time base - 100 ns/Div Figure 29.




Figure 28.





Figure 30.





DETAILED DESCRIPTION

OPERATION

The TPS62400 includes two synchronous step-down converters. The converters operate with typically 2.25MHz fixed frequency pulse width modulation (PWM) at moderate to heavy load currents. If Power Safe Mode is enabled, the converters automatically enter Power Save Mode at light load currents and operate in PFM (Pulse Frequency Modulation).

During PWM operation the converters use a unique fast response voltage mode controller scheme with input voltage feed-forward to achieve good line and load regulation allowing the use of small ceramic input and output capacitors. At the beginning of each clock cycle initiated by the clock signal, the P-channel MOSFET switch is turned on and the inductor current ramps up until the comparator trips and the control logic turns off the switch.

Each converter integrates two current limits, one in the P-channel MOSFET and another one in the N-channel MOSFET. When the current in the P-channel MOSFET reaches its current limit, the P-channel MOSFET is turned off and the N-channel MOSFET is turned on. If the current in the N-channel MOSFET is above the N-MOS current limit threshold, the N-channel MOSFET remains on until the current drops below its current limit.

The two DC-DC converters operate synchronized to each other. A 180° phase shift between converter 1 and converter 2 decreases the input RMS current.

Converter 1

In the adjustable output voltage version TPS62400 the converter 1 default output voltage can be set via an external resistor network on PIN DEF_1, which operates as an analog input. In this case, the output voltage can be set in the range of 0.6V to VIN V. The FB1 Pin must be directly connected to the converter 1 output voltage V_{OUT1} . It feeds back the output voltage directly to the regulation loop.

The output voltage of converter 1 can also be changed by the EasyScale™ serial Interface. This makes the device very flexible for output voltage adjustment. In this case, the device uses an internal resistor network.

In the fixed default output voltage version TPS62401, the DEF_1 Pin is configured as a digital input. The converter 1 defaults to 1.1V or 1.575V depending on the level of DEF_1 pin. If DEF_1 is low the default is 1.575V; if high, the default is 1.1V. With the EasyScale™ interface, the output voltage for each DEF_1 Pin condition (high or low) can be changed.



Converter 2

In the adjustable output voltage version TPS62400, the converter 2 output voltage is set by an external resistor divider connected to ADJ2 Pin and uses an external feed forward capacitor of 33pF.

In fixed output voltage version TPS62401, the default output voltage is fixed to 1.8V. In this case, the ADJ2 pin must be connected directly to the converter 2 output voltage V_{OUT2} .

It is also possible to change the output voltage of converter 2 via the EasyScaleTM Interface. In this case, the ADJ2 Pin must be directly connected to converter 2 output voltage V_{OUT2} and no external resistors may be connected.

POWER SAVE MODE

The Power Save Mode is enabled with Mode/Data Pin set to low for both converters. If the load current of a converter decreases, this converter will enter Power Save Mode operation automatically. The transition to Power Save Mode of a converter is independent from the operating condition of the other converter. During Power Save Mode the converter operates with reduced switching frequency in PFM mode and with a minimum quiescent current to maintain high efficiency. The converter will position the output voltage in PFM mode to typically 1.01×V_{OUT}. This voltage positioning feature minimizes voltage drops caused by a sudden load step.

In order to optimize the converter efficiency at light load the average inductor current is monitored. The device changes from PWM Mode to Power Save Mode, if in PWM mode the inductor current falls below a certain threshold. The typical output current threshold depends on VIN and can be calculated according to Equation 1 for each converter.

Equation 1: Average output current threshold to enter PFM Mode

$$I_{OUT_PFM_enter} = \frac{VIN_{DCDC}}{32 \Omega}$$
 (1)

Equation 2: Average output current threshold to leave PFM Mode

$$I_{OUT_PFM_leave} = \frac{VIN_{DCDC}}{24 \Omega}$$
 (2)

In order to keep the output voltage ripple in Power Save Mode low, the output voltage is monitored with a single threshold comparator (skip comparator). As the output voltage falls below the skip comparator threshold (skip comp) of 1.01 x VOUTnominal, the corresponding converter starts switching for a minimum time period of typ. 1µs and provides current to the load and the output capacitor. Therefore the output voltage will increase and the device maintains switching until the output voltage trips the skip comparator threshold (skip comp) again. At this moment all switching activity is stopped and the quiescent current is reduced to minimum. The load is supplied by the output capacitor until the output voltage has dropped below the threshold again. Hereupon the device starts switching again.

The Power Save Mode is left and PWM Mode entered in case the output current exceeds the current IOUT_PFM_leave or if the output voltage falls below a second comparator threshold, called skip comparator low (Skip Comp Low) threshold. This skip comparator low threshold is set to -2% below nominal Vout, and enables a fast transition from Power Save Mode to PWM Mode during a load step.

In Power Save Mode the quiescent current is reduced typically to $19\mu A$ for one converter and $32\mu A$ for both converters active. This single skip comparator threshold method in Power Save Mode results in a very low output voltage ripple. The ripple depends on the comparator delay and the size of the output capacitor. Increasing output capacitor values will minimize the output ripple. The Power Save Mode can be disabled through the MODE/DATA pin set to high. Both converters will then operate in fixed PWM mode. Power Save Mode Enable/Disable applies to both converters.

Dynamic Voltage Positioning

This feature reduces the voltage under/overshoots at load steps from light to heavy load and vice versa. It is activated in Power Save Mode operation. It provides more headroom for both the voltage drop at a load step, and the voltage increase at a load throw-off. This improves load transient behavior.



At light loads, in which the converter operates in PFM Mode, the output voltage is regulated typically 1% higher than the nominal value. In case of a load transient from light load to heavy load, the output voltage drops until it reaches the skip comparator low threshold set to –2% below the nominal value and enters PWM mode. During a load throw off from heavy load to light load, the voltage overshoot is also minimized due to active regulation turning on the N-channel switch.





Figure 32. Dynamic Voltage Positioning

Soft Start

The two converters have an internal soft start circuit that limits the inrush current during start-up. During soft start, the output voltage ramp up is controlled as shown in Figure 33.



100% Duty Cycle Low Dropout Operation

The converters offer a low input-to-output voltage difference while still maintaining operation with the use of the 100% duty cycle mode. In this mode the P-channel switch is constantly turned on. This is particularly useful in battery-powered applications to achieve longest operation time by taking full advantage of the whole battery voltage range. The minimum input voltage to maintain regulation depends on the load current and output voltage, and can be calculated as:

$$Vin_{min} = Vout_{max} + Iout_{max} \times (RDSon_{max} + R_L)$$
(3)

with:

lout_{max} = maximum output current plus inductor ripple current

 $RDSon_{max} = maximum P-channel switch RDSon.$

 $R_1 = DC$ resistance of the inductor

Vout_{max} = nominal output voltage plus maximum output voltage tolerance



With decreasing load current, the device automatically switches into pulse skipping operation in which the power stage operates intermittently based on load demand. By running cycles periodically the switching losses are minimized and the device runs with a minimum quiescent current, maintaining high efficiency.

Under-Voltage Lockout

The under-voltage lockout circuit prevents the device from malfunctioning at low input voltages, and from excessive discharge of the battery, and disables the converters. The under-voltage lockout threshold is typically 1.5V; maximum of 2.35V. In case the default register values are overwritten by the Interface, the new values in the registers REG_DEF_1_High, REG_DEF_1_Low and REG_DEF_2 remain valid as long the supply voltage does not fall below the under-voltage lockout threshold, independent of whether the converters are disabled.

MODE SELECTION

The MODE/DATA pin allows mode selection between forced PWM Mode and Power Save Mode for both converters. Furthermore, this pin is a multipurpose pin and provides (besides Mode selection) a one-pin interface to receive serial data from a host to set the output voltage. This is described in the EasyScale™ Interface section.

Connecting this pin to GND enables the automatic PWM and power save mode operation. The converters operates in fixed-frequency PWM mode at moderate-to-heavy loads, and in the PFM mode during light loads, maintaining high efficiency over a wide load current range.

Pulling the MODE/DATA pin high forces both converters to operate constantly in the PWM mode, even at light load currents. The advantage is that the converters operate with a fixed frequency, allowing simple filtering of the switching frequency for noise-sensitive applications. In this mode, the efficiency is lower compared to the power save mode during light loads. For additional flexibility, it is possible to switch from power save mode to forced PWM mode during operation. This allows efficient power management by adjusting the operation of the converter to the specific system requirements.

In case the operation mode is changed from forced PWM mode (MODE/DATA = high) to Power Save Mode Enable (MODE/DATA = 0), the Power Save Mode is enabled after a delay time of $t_{timeout}$, which is max. 520 μ s.

The forced PWM Mode operation is enabled immediately with Pin MODE/DATA set to 1.

ENABLE

The device has a separate EN pin for each converter to start up each converter independently. If EN1 and EN2 are set to high, the corresponding converter starts up with soft start as previously described.

Pulling EN1 and EN2 pin low forces the device into shutdown, with a shutdown quiescent current of typically 1.2μA. In this mode, the P and N-Channel MOSFETs are turned-off and the entire internal control circuitry is switched-off. For proper operation the EN1 and EN2 pins must be terminated and must not be left floating.

DEF 1 PIN FUNCTION

The DEF_1 pin is dedicated to converter 1 and makes the output voltage selection very flexible to support dynamic voltage management.

Depending on the device version, this pin works either as:

- 1. Analog input for adjustable output voltage setting (TPS62400):
- Connecting an external resistor network to this pin adjusts the default output voltage to any value starting from 0.6V to V_{IN}
- 2. Digital input for fixed default output voltage selection (TPS62401):
- In case this pin is tied to low level, the output voltage is set according to the value in register REG_DEF_1_Low. The default voltage will be 1.575V. If tied to high level, the output voltage is set according to the value in register REG_DEF_1_High. The default value in this case is 1.1V. Depending on the level of Pin DEF_1, it selects between the two registers REG_DEF_1_Low and REG_DEF_1_High for output voltage setting. Each register content (and therefore output voltage) can be changed individually via the EasyScale™ interface. This makes the device very flexible in terms of output voltage setting; see Table 4.



180° OUT-OF-PHASE OPERATION

In PWM Mode the converters operate with a 180° turn-on phase shift of the PMOS (high side) transistors. This prevents the high-side switches of both converters from being turned on simultaneously, and therefore smooths the input current. This feature reduces the surge current drawn from the supply.

SHORT-CIRCUIT PROTECTION

Both outputs are short-circuit protected with maximum output current = I_{LIMF} (P-MOS and N-MOS). Once the PMOS switch reaches its current limit, it is turned off and the NMOS switch is turned on. The PMOS only turns on again, once the current in the NMOS decreases below the NMOS current limit.

THERMAL SHUTDOWN

As soon as the junction temperature, T_J , exceeds 150°C (typical) the device goes into thermal shutdown. In this mode, the P and N-Channel MOSFETs are turned-off. The device continues its operation when the junction temperature falls below the thermal shutdown hysteresis.

EasyScale™: One-Pin Serial Interface for Dynamic Output Voltage Adjustment

General

EasyScale is a simple but very flexible one pin interface to configure the output voltage of both DC/DC converters. The interface is based on a master – slave structure, where the master is typically a microcontroller or application processor. Figure 34 and Table 3. give an overview of the protocol. The protocol consists of a device specific address byte and a data byte. The device specific address byte is fixed to 4E hex. The data byte consists of five bits for information, two address bits, and the RFA bit. RFA bit set to high indicates the Request For Acknowledge condition. The Acknowledge condition is only applied if the protocol was received correctly.

The advantage of EasyScale™ compared to other one pin interfaces is that its bit detection is in a large extent independent from the bit transmission rate. It can automatically detect bit rates between 1.7kBit/sec and up to 160kBit/sec. Furthermore, the interface is shared with the Mode/Data Pin and requires no additional pin.

Protocol

All bits are transmitted MSB first and LSB last. Figure 35 shows the protocol without acknowledge request (bit RFA = 0), Figure 36 with acknowledge (bit RFA = 1) request.

Prior to both bytes, device address byte and data byte, a start condition needs to be applied. For this, the Mode/Data pin need be pulled high for at least t_{Start} before the bit transmission starts with the falling edge. In case the Mode/Data line was already at high level (forced PWM Mode selection), no start condition need be applied prior the device address byte.

The transmission of each byte needs to be closed with an End Of Stream condition for at least T_{FOS}.

Addressable Registers

Three registers with a data content of 5 bits can be addressed. With 5 bit data content, 32 different values for each register are available. Table 1 shows the addressable registers to set the output voltage when DEF_1 pin works as digital input. In this case, converter 1 has a related register for each DEF_1 Pin condition, and one register for converter 2. With a high/low condition on pin DEF_1 (TPS62401) either the content of register REG_DEF_1_high/REG_DEF1_low is selected. The output voltage of converter 1 is set according to the values in Table 4.

Table 2 shows the addressable registers if DEF_1 pin acts as analog input with external resistors connected. In this case one register is available for each converter. The output voltage of converter 1 is set according to the values in Table 5. For converter 2, the available voltages are shown in Table 6. To generate these output voltages a precise internal resistor divider network is used, making external resistors unnecessary (less board space), and provides higher output voltage accuracy. The Interface is activated if at least one of the converters is enabled (EN1 or EN2 is high). After the startup-time t_{Start} (170μs) the interface is ready for data reception.



Table 1. Addressable Registers for default Fixed Output Voltage Options (PIN DEF_1 = digital input)

DEVICE	REGISTER	DESCRIPTION	DEF_1 PIN	A1	A0 D4 D3 D2 D1			D1	D0	
TPS62401 , TPS62402	REG_DEF_1_High	Converter 1 output voltage setting for DEF_1 = High condition. The content of the register is active with DEF1_ Pin high.	High	0	1	Output voltage setting, see Table 4				
, TPS62403	REG_DEF_1_Low	Converter 1 output voltage setting for DEF_1 = Low condition.	Low	0	0	Output voltage setting, see Table 4				
	REG_DEF_2	Converter 2 output voltage	Not applicable	1	0	Output voltage setting, see Table 6				
		Don't use		1	1					

Table 2. Addressable Registers for Adjustable Output Voltage Options (PIN DEF 1 = analog input)

DEVICE	REGISTER	DESCRIPTION	A 1	A0	D4	D3	D2	D1	D0
TPS62400	REG_DEF_1_High	not available							
	REG_DEF_1_Low	Converter 1 output voltage setting	0	0	see T	able 5			
	REG_DEF_2	Converter 2 output voltage	1	0	see T	able 6			
		Don't' use	1	1					

Bit Decoding

The bit detection is based on a PWM scheme, where the criterion is the relation between t_{LOW} and t_{HIGH} . It can be simplified to:

High Bit: $t_{High} > t_{Low}$, but with t_{High} at least 2x t_{Low} , see Figure 34 Low Bit: $t_{Low} > t_{High}$, but with t_{Low} at least 2x t_{High} , see Figure 34

The bit detection starts with a falling edge on the MODE/DATA pin and ends with the next falling edge. Depending on the relation between t_{Low} and t_{High} a 0 or 1 is detected.

Acknowledge

The Acknowledge condition is only applied if:

- Acknowledge is requested by a set RFA bit
- The transmitted device address matches with the device address of the device
- 16 bits were received correctly

In this case, the device turns on the internal ACKN-MOSFET and pulls the MODE/DATA pin low for the time t_{ACKN} , which is 520 μ s maximum . The Acknowledge condition is valid after an internal delay time t_{valACK} . This means the internal ACKN-MOSFET is turned on after t_{valACK} , when the last falling edge of the protocol was detected. The master controller keeps the line low during this time.

The master device can detect the acknowledge condition with its input by releasing the MODE/DATA pin after t_{valACK} and read back a 0.

In case of an invalid device address, or not-correctly-received protocol, no-acknowledge condition is applied; thus, the internal MOSFET is not turned on and the external pullup resistor pulls MODE/DATA pin high after t_{valACK} . The MODE/DATA pin can be used again after the acknowledge condition ends.

NOTE:

The acknowledge condition may only be requested in case the master device has an open drain output.

In case of a push-pull output stage it is recommended to use a series resistor in the MODE/DATA line to limit the current to 500 μA in case of an accidentally requested acknowledge, to protect the internal ACKN-MOSFET.



MODE Selection

Because the MODE/DATA pin is used for two functions, interface and a MODE selection, the device needs to determine when it has to decode the bit stream or to change the operation mode.

The device enters forced PWM mode operation immediately whenever the MODE/DATA pin turns to high level. The device also stays in forced PWM mode during the entire protocol reception time.

With a falling edge on the MODE/DATA pin the device starts bit decoding. If the MODE/DATA pin stays low for at least t_{timeout}, the device gets an internal timeout and Power Save Mode operation is enabled.

A protocol sent within this time is ignored because the falling edge for the Mode change is first interpreted as start of the first bit. In this case it is recommended to send the protocol first, and then change at the end of the protocol to Power Save Mode.




Figure 34. EasyScale™ Protocol Overview

Table 3. EasyScale™ Bit Description

BYTE	BIT NUMBER	NAME	TRANSMISSION DIRECTION	DESCRIPTION
		DA7	IN	0 MSB device address
Address Byte	6	DA6	IN	1
Byto	5	DA5	IN	0
	4	DA4	IN	0
4Ehex	3	DA3	IN	1
	2	DA2	IN	1
	1	DA1	IN	1
	0	DA0	IN	0 LSB device address
Databyte	7(MSB)	RFA	IN	Request For Acknowledge, if high, Acknowledge condition will applied by the device
	6	A1		Address Bit 1
	5	A0		Address Bit 0
	4	D4		Data Bit 4
	3	D3		Data Bit 3
	2	D2		Data Bit 2
	1	D1		Data Bit 1
	0(LSB)	D0		Data Bit 0
		ACK	OUT	Acknowledge condition active 0, this condition will only be applied in case RFA bit is set. Open drain output, Line needs to be pulled high by the host with a pullup resistor.
				This feature can only be used if the master has an open drain output stage. In case of a push pull output stage Acknowledge condition may not be requested!




Figure 35. EasyScale™ Protocol Without Acknowledge






Figure 36. EasyScale™ Protocol Including Acknowledge




Figure 37. EasyScale™- Bit Coding




Figure 38. MODE/DATA PIN: Mode Selection




Figure 39. MODE/DATA Pin: Power Save Mode/Interface Communication



Table 4. Selectable Output Voltages for Converter 1, With Pin DEF_1 as Digital Input (TPS62401)

	TPS62401 OUTPUT VOLTAGE [V] REGISTER REG_DEF_1_LOW	TPS62401 OUTPUT VOLTAGE [V] REGISTER REG_DEF_1_HIGH	D4	D3	D2	D1	D0
0	0.8	0.9	0	0	0	0	0
1	0.825	0.925	0	0	0	0	1
2	0.85	0.95	0	0	0	1	0
3	0.875	0.975	0	0	0	1	1
4	0.9	1.0	0	0	1	0	0
5	0.925	1.025	0	0	1	0	1
6	0.95	1.050	0	0	1	1	0
7	0.975	1.075	0	0	1	1	1
8	1.0	1.1(default TPS62401, TPS62403)	0	1	0	0	0
9	1.025	1.125	0	1	0	0	1
10	1.050	1.150	0	1	0	1	0
11	1.075	1.175	0	1	0	1	1
12	1.1	1.2	0	1	1	0	0
13	1.125	1.225	0	1	1	0	1
14	1.150	1.25	0	1	1	1	0
15	1.175	1.275	0	1	1	1	1
16	1.2 (default TPS62402)	1.3	1	0	0	0	0
17	1.225	1.325	1	0	0	0	1
18	1.25	1.350	1	0	0	1	0
19	1.275	1.375	1	0	0	1	1
20	1.3	1.4	1	0	1	0	0
21	1.325	1.425	1	0	1	0	1
22	1.350	1.450	1	0	1	1	0
23	1.375	1.475	1	0	1	1	1
24	1.4	1.5	1	1	0	0	0
25	1.425	1.525	1	1	0	0	1
26	1.450	1.55	1	1	0	1	0
27	1.475	1.575	1	1	0	1	1
28	1.5	1.6	1	1	1	0	0
29	1.525	1.7	1	1	1	0	1
30	1.55	1.8 (default TPS62402)	1	1	1	1	0
31	1.575 (default TPS62401, TPS62403)	1.9	1	1	1	1	1



Table 5. Selectable Output Voltages for Converter 1, With DEF1 Pin as Analog Input (Adjustable, TPS62400)

	TPS62400 OUTPUT VOLTAGE [V] REGISTER REG_DEF_1_LOW	D4	D3	D2	D1	D0
0	V _{OUT1} Adjustable with Resistor Network on DEF_1 Pin (default TPS62400)	0	0	0	0	0
	0.6V with DEF_1 connected to V _{OUT1} (default TPS62400)					
1	0.825	0	0	0	0	1
2	0.85	0	0	0	1	0
3	0.875	0	0	0	1	1
4	0.9	0	0	1	0	0
5	0.925	0	0	1	0	1
6	0.95	0	0	1	1	0
7	0.975	0	0	1	1	1
8	1.0	0	1	0	0	0
9	1.025	0	1	0	0	1
10	1.050	0	1	0	1	0
11	1.075	0	1	0	1	1
12	1.1	0	1	1	0	0
13	1.125	0	1	1	0	1
14	1.150	0	1	1	1	0
15	1.175	0	1	1	1	1
16	1.2	1	0	0	0	0
17	1.225	1	0	0	0	1
18	1.25	1	0	0	1	0
19	1.275	1	0	0	1	1
20	1.3	1	0	1	0	0
21	1.325	1	0	1	0	1
22	1.350	1	0	1	1	0
23	1.375	1	0	1	1	1
24	1.4	1	1	0	0	0
25	1.425	1	1	0	0	1
26	1.450	1	1	0	1	0
27	1.475	1	1	0	1	1
28	1.5	1	1	1	0	0
29	1.525	1	1	1	0	1
30	1.55	1	1	1	1	0
31	1.575	1	1	1	1	1



Table 6. Selectable Output Voltages for Converter 2, (ADJ2 Connected to V_{OUT})

	OUTPUT VOLTAGE [V]	D4	D3	D2	D1	D0
	FOR REGISTER REG_DEF_2					
0	V _{OUT2} Adjustable with resistor network and C _{ff} on ADJ2 pin (default TPS62400)		0	0	0	0
	0.6V with ADJ2 pin directly connected to V _{OUT2} (default TPS62400)					
1	0.85	0	0	0	0	1
2	0.9	0	0	0	1	0
3	0.95	0	0	0	1	1
4	1.0	0	0	1	0	0
5	1.05	0	0	1	0	1
6	1.1	0	0	1	1	0
7	1.15	0	0	1	1	1
8	1.2	0	1	0	0	0
9	1.25	0	1	0	0	1
10	1.3	0	1	0	1	0
11	1.35	0	1	0	1	1
12	1.4	0	1	1	0	0
13	1.45	0	1	1	0	1
14	1.5	0	1	1	1	0
15	1.55	0	1	1	1	1
16	1.6	1	0	0	0	0
17	1.7	1	0	0	0	1
18	1.8 (default TPS62401)	1	0	0	1	0
19	1.85	1	0	0	1	1
20	2.0	1	0	1	0	0
21	2.1	1	0	1	0	1
22	2.2	1	0	1	1	0
23	2.3	1	0	1	1	1
24	2.4	1	1	0	0	0
25	2.5	1	1	0	0	1
26	2.6	1	1	0	1	0
27	2.7	1	1	0	1	1
28	2.8 (default TPS62403)	1	1	1	0	0
29	2.85	1	1	1	0	1
30	3.0	1	1	1	1	0
31	3.3 (default TPS62402)	1	1	1	1	1



APPLICATION INFORMATION

OUTPUT VOLTAGE SETTING

Converter1 Adjustable Default Output Voltage Setting: TPS62400

The output voltage can be calculated to:

$$V_{OUT} = V_{REF} \times \left(1 + \frac{R_{11}}{R_{12}}\right)$$
 with an internal reference voltage V_{REF} typical 0.6V (4)

To keep the operating current to a minimum, it is recommended to select R12 within a range of $180 \mathrm{k}\Omega$ to $360 \mathrm{k}\Omega$. The sum of R₁₂ and R₁₁ should not exceed ~1M Ω . For higher output voltages than 3.3V, it is recommended to choose lower values than $180 \mathrm{k}\Omega$ for R12. Route the DEF_1 line away from noise sources, such as the inductor or the SW1 line. The FB1 line needs to be directly connected to the output capacitor. A feedforward capacitor is not necessary.

Converter1 Fixed Default Output Voltage Setting (TPS62401, TPS62402, TPS62403).

The output voltage **V**_{OUT1} is selected with DEF_1 pin.

Pin DEF_1 = low:

TPS62401, TPS62403 = 1.575V

TPS62402 = 1.2V

Pin DEF_1 = high:

TS62401, TPS62403 = 1.1V

T62402: = 1.8V

Converter 2 Adjustable Default Output Voltage Setting TPS62400:

The output voltage of converter 2 can be set by an external resistor network. For converter 2 the same recommendations apply as for converter1. In addition to that, a 33pF feedforward Capacitor C_{ff2} for good load transient response should be used. The output voltage can be calculated to:

$$V_{OUT} = V_{REF} \times \left(1 + \frac{R_{21}}{R_{22}}\right)$$
 with an internal reference voltage V_{REF} typical 0.6V (5)

Converter 2 Fixed Default Output Voltage Setting

ADJ2 pin must be directly connected with V_{OUT2}

TPS62401, V_{OUT2} default = 1.8V

TPS62403, V_{OUT2} default = 2.8V

TPS62402, V_{OUT2} default = 3.3V






Figure 40. Typical Application Circuit 1.5V/2.85V Adjustable Outputs, low PFM Voltage Ripple Optimized




Figure 41. Typical Application Circuit 1.5V/2.85V Adjustable Outputs






Figure 42. TPS62401 Fixed 1.575V/1.8V Outputs, low PFM Voltage Ripple Optimized




Figure 43. TPS62401 Fixed 1.1V/1.8V Outputs, low PFM Ripple Voltage Optimized






Figure 44. TPS62401 Fixed 1.575V/1.8V Outputs




Figure 45. Dynamic Voltage Scaling on Vout1 Controlled by DEF_1 pin






Figure 46. TPS62403 1.575V/2.8V Outputs

OUTPUT FILTER DESIGN (INDUCTOR AND OUTPUT CAPACITOR)

The converters are designed to operate with a minimum inductance of $1.75\mu H$ and minimum capacitance of $6\mu F$. The device is optimized to operate with inductors of $2.2\mu H$ to $4.7\mu H$ and output capacitors of $10\mu F$ to $22\mu F$.

Inductor selection

The selected inductor has to be rated for its DC resistance and saturation current. The DC resistance of the inductor will influence directly the efficiency of the converter. Therefore an inductor with lowest DC resistance should be selected for highest efficiency.

Equation 6 calculates the maximum inductor current under static load conditions. The saturation current of the inductor should be rated higher than the maximum inductor current as calculated with Equation 7. This is recommended because during heavy load transient the inductor current rises above the calculated value.

$$\Delta I_{L} = Vout \times \frac{1 - \frac{Vout}{Vin}}{L \times f}$$
 (6)

$$I_{Lmax} = I_{outmax} + \frac{\Delta I_{L}}{2}$$
 (7)

with:

f = Switching Frequency (2.25MHz typical)

L = Inductor Value

 ΔI_L = Peak-to-Peak inductor ripple current

I_{Lmax} = Maximum Inductor current

The highest inductor current occurs at maximum Vin.

Open core inductors have a soft saturation characteristic and they can usually handle higher inductor currents versus a comparable shielded inductor.

A more conservative approach is to select the inductor current rating just for the maximum switch current of the corresponding converter. Take into consideration that the core material from inductor to inductor differs and this difference has an impact on the efficiency.



Refer to Table 7 and the typical application circuit examples for possible inductors.

Table 7. List of Inductors

DIMENSIONS [mm ³]	INDUCTOR TYPE	SUPPLIER
3.2×2.6×1.0	MIPW3226	FDK
3×3×0.9	LPS3010	Coilcraft
2.8×2.6×1.0	VLF3010	TDK
2.8x2.6×1.4	VLF3014	TDK
3×3×1.4	LPS3015	Coilcraft
3.9×3.9×1.7	LPS4018	Coilcraft

Output Capacitor Selection

The advanced fast response voltage mode control scheme of the converters allows the use of tiny ceramic capacitors with a typical value of $10\mu F$ to $22\mu F$, without having large output voltage under and overshoots during heavy load transients. Ceramic capacitors with low ESR values results in lowest output voltage ripple, and are therefore recommended. The output capacitor requires either X7R or X5R dielectric. Y5V and Z5U dielectric capacitors are not recommended due to their wide variation in capacitance.

If ceramic output capacitors are used, the capacitor RMS ripple current rating always meets the application requirements. The RMS ripple current is calculated as:

$$I_{\text{RMSCout}} = \text{Vout} \times \frac{1 - \frac{\text{Vout}}{\text{Vin}}}{\text{L} \times f} \times \frac{1}{2 \times \sqrt{3}}$$
(8)

At nominal load current the inductive converters operate in PWM mode and the overall output voltage ripple is the sum of the voltage spike caused by the output capacitor ESR, plus the voltage ripple caused by charging and discharging the output capacitor:

$$\Delta Vout = Vout \times \frac{1 - \frac{Vout}{Vin}}{L \times f} \times \left(\frac{1}{8 \times Cout \times f} + ESR\right)$$
(9)

Where the highest output voltage ripple occurs at the highest input voltage Vin.

At light load currents the converters operate in Power Save Mode and the output voltage ripple is dependent on the output capacitor value. The output voltage ripple is set by the internal comparator delay and the external capacitor. Higher output capacitors like $22\mu F$ values minimize the voltage ripple in PFM Mode and tighten DC output accuracy in PFM Mode.

Input Capacitor Selection

Because of the nature of the buck converter having a pulsating input current, a low ESR input capacitor is required to prevent large voltage transients that can cause misbehavior of the device or interference with other circuits in the system. An input capacitor of $10\mu F$ is sufficient.

LAYOUT CONSIDERATIONS

As for all switching power supplies, the layout is an important step in the design. Proper function of the device demands careful attention to PCB layout. Care must be taken in board layout to get the specified performance. If the layout is not carefully done, the regulator could show poor line and/or load regulation, stability issues as well as EMI problems. It is critical to provide a low-inductance, impedance ground path. Therefore, use wide and short traces for the main current paths as indicated in bold in Figure 47.

The input capacitor should be placed as close as possible to the IC pins VIN and GND, the inductor and output capacitor as close as possible to the pins SW1 and GND.



Connect the GND Pin of the device to the PowerPAD of the PCB and use this Pad as a star point. For each converter use a common Power GND node and a different node for the signal GND to minimize the effects of ground noise. Connect these ground nodes together to the PowerPAD (star point) underneath the IC. Keep the common path to the GND PIN, which returns the small signal components and the high current of the output capacitors, as short as possible to avoid ground noise. The output voltage sense lines (FB 1, DEF_1, ADJ2) should be connected right to the output capacitor and routed away from noisy components and traces (e.g., SW1 and SW2 lines). If the EasyScaleTM interface is operated with high transmission rates, the MODE/DATA trace must be routed away from the ADJ2 line to avoid capacitive coupling into the ADJ2 pin. A GND guard ring between the MODE/DATA pin and ADJ2 pin avoids potential noise coupling.




Figure 47. Layout Diagram






Figure 48. PCB Layout







PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
TPS62400DRCR	ACTIVE	SON	DRC	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS62400DRCRG4	ACTIVE	SON	DRC	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS62400DRCT	ACTIVE	SON	DRC	10	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS62400DRCTG4	ACTIVE	SON	DRC	10	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS62401DRCR	ACTIVE	SON	DRC	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS62401DRCRG4	ACTIVE	SON	DRC	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS62401DRCT	ACTIVE	SON	DRC	10	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS62401DRCTG4	ACTIVE	SON	DRC	10	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS62402DRCR	ACTIVE	SON	DRC	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS62402DRCRG4	ACTIVE	SON	DRC	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS62402DRCT	ACTIVE	SON	DRC	10	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS62402DRCTG4	ACTIVE	SON	DRC	10	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS62403DRCR	ACTIVE	SON	DRC	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS62403DRCRG4	ACTIVE	SON	DRC	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS62403DRCT	ACTIVE	SON	DRC	10	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS62403DRCTG4	ACTIVE	SON	DRC	10	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.




PACKAGE OPTION ADDENDUM

16-Mar-2007

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.

- B. This drawing is subject to change without notice.
- C. Small Outline No-Lead (SON) package configuration.

The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.

A Metalized features are supplier options and may not be on the package.






THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to a ground or power plane (whichever is applicable), or alternatively, a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, Quad Flatpack No—Lead Logic Packages, Texas Instruments Literature No. SCBA017. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




Bottom View

NOTE: All linear dimensions are in millimeters

Exposed Thermal Pad Dimensions

DRC (S-PDSO-N10)



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack Packages, Texas Instruments Literature No. SCBA017, SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <http://www.ti.com>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
Low Power Wireless	www.ti.com/lpw	Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265