


N-channel 1200V - 2.8Ω - 4.4A - TO-220
Zener - protected SuperMESH™ Power MOSFET

TARGET SPECIFICATION

Features

Type	V _{DSS}	R _{DS(on)}	I _D	P _W
STP5N120	1200V	< 3.5 Ω	4.4A	160W

- 100% avalanche tested
- Extremely high dv/dt capability
- ESD improved capability
- New high voltage benchmark
- Gate charge minimized




Description

The SuperMESH™ series is obtained through an extreme optimization of ST's well established strip-based PowerMESH™ layout. In addition to pushing on-resistance significantly down, special care is taken to ensure a very good dv/dt capability for the most demanding applications. Such series complements ST full range of high voltage Power MOSFETs.

Application

- Switching application

Internal schematic diagram



Order code

Part number	Marking	Package	Packaging
STP5N120	5N120	TO-220	Tube

Contents

1	Electrical ratings	3
2	Electrical characteristics	4
3	Test circuit	6
4	Package mechanical data	7
5	Revision history	9

1 Electrical ratings

Table 1. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V_{DS}	Drain-source voltage ($V_{GS}=0$)	1200	V
V_{GS}	Gate-source voltage	± 30	V
I_D	Drain current (continuous) at $T_C = 25^\circ\text{C}$	4.4	A
I_D	Drain current (continuous) at $T_C = 100^\circ\text{C}$	2.772	A
$I_{DM}^{(1)}$	Drain current (pulsed)	17.6	A
	Derating factor	1.28	W/ $^\circ\text{C}$
P_{TOT}	Total dissipation at $T_C = 25^\circ\text{C}$	160	W
$V_{ESD(G-S)}$	Gate source ESD (HBM-C = 100pF, $R= 1.5\text{K}\Omega$)	3000	V
$dv/dt^{(2)}$	Peak diode recovery voltage slope	4.5	V/ns
T_j T_{stg}	Operating junction temperature Storage temperature	-55 to 150	$^\circ\text{C}$

1. Pulse width limited by safe operating area
2. $I_{SD} \leq 4.4\text{A}$, $di/dt \leq 200\text{A}/\mu\text{s}$, $V_{DD} \leq 80\%$ $V_{(BR)DSS}$

Table 2. Thermal data

Symbol	Parameter	Value	Unit
$R_{thj-case}$	Thermal resistance junction-case max	0.78	$^\circ\text{C/W}$
$R_{thj-amb}^{(1)}$	Thermal resistance junction-amb max	62.5	$^\circ\text{C/W}$
T_I	Maximum lead temperature for soldering purpose	300	$^\circ\text{C}$

1. When mounted on 1inch² FR-4 board, 2 oz Cu

Table 3. Avalanche characteristics

Symbol	Parameter	Max value	Unit
I_{AS}	Avalanche current, repetitive or not-repetitive (pulse width limited by T_j max)	4.4	A
E_{AS}	Single pulse avalanche energy (starting $T_j=25^\circ\text{C}$, $I_D=I_{AS}$, $V_{DD}= 50\text{V}$)	Tbd	mJ

2 Electrical characteristics

($T_{CASE}=25^\circ\text{C}$ unless otherwise specified)

Table 4. On/off states

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	$I_D = 1\text{mA}$, $V_{GS} = 0$	1200			V
I_{DSS}	Zero gate voltage drain current ($V_{GS} = 0$)	$V_{DS} = \text{Max rating}$, $V_{DS} = \text{Max rating}, T_c=125^\circ\text{C}$			1 50	μA μA
I_{GSS}	Gate body leakage current ($V_{DS} = 0$)	$V_{GS} = \pm 30\text{V}$			± 10	μA
$V_{GS(\text{th})}$	Gate threshold voltage	$V_{DS} = V_{GS}$, $I_D = 100\mu\text{A}$	3	3.75	4.5	V
$R_{DS(\text{on})}$	Static drain-source on resistance	$V_{GS} = 10\text{V}$, $I_D = 2.3\text{A}$		2.8	3.5	Ω

Table 5. Dynamic

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$g_{fs}^{(1)}$	Forward transconductance	$V_{DS} = 15\text{V}$, $I_D = 2.3\text{A}$		Tbd		S
C_{iss} C_{oss} C_{rss}	Input capacitance Output capacitance Reverse transfer capacitance	$V_{DS} = 25\text{V}$, $f=1\text{MHz}$, $V_{GS}=0$		120 115 25		pF pF pF
$C_{oss \text{ eq.}}^{(2)}$	Equivalent output capacitance	$V_{GS} = 0\text{V}$, $V_{DS} = 0\text{V}$ to 800V		50		pF
R_G	Intrinsic gate resistance	$f = 1\text{MHz}$ open drain		Tbd		Ω
Q_g Q_{gs} Q_{gd}	Total gate charge Gate-source charge Gate-drain charge	$V_{DD}=960\text{V}$, $I_D = 4.4\text{A}$ $V_{GS} = 10\text{V}$ (see Figure 2)		55 8 22		nC nC nC

1. Pulsed: pulse duration=300 μs , duty cycle 1.5%
2. Coss eq. is defined as a constant equivalent capacitance giving the same charging time as Coss when V_{DS} increases from 0 to 80% V_{DSS}

Table 6. Switching times

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$t_{d(on)}$	Turn-on delay time			Tbd		ns
t_r	Rise time			Tbd		ns
$t_{d(off)}$	Turn-off delay time			Tbd		ns
t_f	Fall time	$V_{DD} = 600V, I_D = 2.2A, R_G=4.7\Omega, V_{GS}=10V$ (see Figure 4)		Tbd		ns

Table 7. Source drain diode

Symbol	Parameter	Test conditions	Min	Typ.	Max	Unit
I_{SD}	Source-drain current				4.4	mA
I_{SDM}	Source-drain current (pulsed)				17.6	A
$V_{SD}^{(1)}$	Forward on voltage	$I_{SD} = 4.4A, V_{GS}=0$			1.6	V
t_{rr}	Reverse recovery time	$I_{SD}= 4.4A, V_{DD}=100V$		Tbd		ns
Q_{rr}	Reverse recovery charge	$di/dt = 50A/\mu s, T_j=25^\circ C$		Tbd		μC
I_{RRM}	Reverse recovery current	(see Figure 3)		Tbd		A
t_{rr}	Reverse recovery time	$I_{SD}= 4.4A, V_{DD}=100V$		Tbd		ns
Q_{rr}	Reverse recovery charge	$di/dt=50A/\mu s, T_j=150^\circ C$		Tbd		μC
I_{RRM}	Reverse recovery current	(see Figure 3)		Tbd		A

1. Pulsed: pulse duration = 300 μs , duty cycle 1.5%

Table 8. Gate-source zener diode

Symbol	Parameter	Test conditions	Min	Typ.	Max	Unit
$BV_{GSO}^{(1)}$	Gate-source breakdown voltage	$I_{GS} \pm 1mA, (\text{open drain})$	30			V

1. The built-in-back zener diodes have specifically been designed to enhance not only the device's ESD capability, but also to make them safely absorb possible voltage transients that may occasionally be applied from gate to source. In this respect the zener voltage is appropriate to achieve an efficient and cost-effective intervention to protect the device's integrity. These integrated zener diodes thus avoid the usage of external components.

3 Test circuit

Figure 1. Switching times test circuit for resistive load




Figure 2. Gate charge test circuit




Figure 3. Test circuit for inductive load switching and diode recovery times




Figure 4. Unclamped inductive load test circuit




Figure 5. Unclamped inductive waveform





Figure 6. Switching time waveform




4 Package mechanical data

In order to meet environmental requirements, ST offers these devices in ECOPACK® packages. These packages have a Lead-free second level interconnect. The category of second level interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK is an ST trademark. ECOPACK specifications are available at: www.st.com

TO-220 mechanical data

Dim	mm			inch		
	Min	Typ	Max	Min	Typ	Max
A	4.40		4.60	0.173		0.181
b	0.61		0.88	0.024		0.034
b1	1.14		1.70	0.044		0.066
c	0.49		0.70	0.019		0.027
D	15.25		15.75	0.6		0.62
D1		1.27			0.050	
E	10		10.40	0.393		0.409
e	2.40		2.70	0.094		0.106
e1	4.95		5.15	0.194		0.202
F	1.23		1.32	0.048		0.051
H1	6.20		6.60	0.244		0.256
J1	2.40		2.72	0.094		0.107
L	13		14	0.511		0.551
L1	3.50		3.93	0.137		0.154
L20		16.40			0.645	
L30		28.90			1.137	
$\emptyset P$	3.75		3.85	0.147		0.151
Q	2.65		2.95	0.104		0.116



5 Revision history

Table 9. Revision history

Date	Revision	Changes
21-May-2007	1	First release

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2007 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com