Features



3A, 2MHz Step-Down Regulator with Integrated Switches

General Description

The MAX8643A high-efficiency switching regulator delivers up to 3A load current at output voltages from 0.6V to (0.9 x V_{IN}). The IC operates from 2.35V to 3.6V, making it ideal for on-board point-of-load and postregulation applications. Total output error is less than $\pm 1\%$ over load, line, and temperature.

The MAX8643A features fixed-frequency PWM mode operation with a switching frequency range of 500kHz to 2MHz set by an external resistor. High-frequency operation allows for an all-ceramic capacitor design. The high operating frequency also allows for small-size external components.

The low-resistance on-chip nMOS switches ensure high efficiency at heavy loads while minimizing critical inductances, making the layout a much simpler task with respect to discrete solutions. Following a simple layout and footprint ensures first-pass success in new designs.

The MAX8643A comes with a high-bandwidth (>14MHz) voltage-error amplifier. The voltage-mode control architecture and the voltage-error amplifier permit a type III compensation scheme to be utilized to achieve maximum loop bandwidth, up to 20% of the switching frequency. High loop bandwidth provides fast transient response, resulting in less required output capacitance and allowing for all-ceramic capacitor designs.

The MAX8643A provides two tri-state logic inputs to select one of nine preset output voltages. The preset output voltages allow customers to achieve ±1% output-voltage accuracy without using expensive 0.1% resistors. In addition, the output voltage can be set to any customer value by either using two external resistors at the feedback with 0.6V internal reference or applying an external reference voltage to the REFIN input. The MAX8643A offers programmable soft-start time using one capacitor to reduce input inrush current. The MAX8643A is available in a lead-free, 24-pin, 4mm x 4mm thin QFN package.

Applications

POLs

ASIC/CPU/DSP Core and I/O Voltages DDR Power Supplies

Base-Station Power Supplies

Telecom and Networking Power Supplies

RAID Control Power Supplies

Pin Configuration appears at end of data sheet.

♦ Internal 37mΩ RDS(ON) MOSFETs


- **♦ Continuous 3A Output Current**
- ♦ ±1% Output Accuracy Over Load, Line, and Temperature
- ♦ Operates from 2.35V to 3.6V Supply
- ♦ Adjustable Output from 0.6V to (0.9 x V_{IN})
- ♦ Soft-Start Reduces Inrush Supply Current
- ♦ 500kHz to 2MHz Adjustable Switching Frequency
- ♦ Compatible with Ceramic, Polymer, and Electrolytic Output Capacitors
- ♦ VID-Selectable Output Voltages 0.6, 0.7, 0.8, 1.0, 1.2, 1.5, 1.8, 2.0, and 2.5V
- ◆ Fully Protected Against Overcurrent and Overtemperature
- ♦ Safe-Start into Prebiased Output
- ♦ Lead-Free, 24-Pin, 4mm x 4mm Thin QFN Package

Ordering Information

| PART | TEMP RANGE | PIN-PACKAGE | PACKAGE CODE |
|--------------|-------------------|--------------------------|-----------------|
| MAX8643AETG+ | -40°C to +85°C | 24 Thin QFN 4mm x 4mm | T2444-4 |

⁺Denotes a lead-free package.

Typical Operating Circuit



Maxim Integrated Products

^{*}EP = Exposed pad.

ABSOLUTE MAXIMUM RATINGS

| IN, V _{DD} , PWRGD to GND0.3V to +4.5V | Continuous Power Dissipation (T _A = +70°C) |
|---|---|
| COMP, FB, REFIN, OUT, | 24-Pin TQFN-EP |
| CTL_, EN, SS, FREQ to GND0.3V to (V _{DD} + 0.3V) | (derated 27.8mW/°C above +70°C)2222.2mW |
| LX Current (Note 1)4A to +4A | Operating Temperature Range40°C to +85°C |
| BST to LX0.3V to +4V | Junction Temperature+150°C |
| PGND to GND0.3V to +0.3V | Storage Temperature Range65°C to +150°C |
| | Lead Temperature (soldering, 10s)+300°C |

Note 1: LX has internal clamp diodes to GND and IN. Applications that forward bias these diodes should take care not to exceed the IC's package power dissipation limits.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $(V_{IN} = V_{DD} = 3.3V, V_{FB} = 0.5V, T_A = -40^{\circ}C$ to $+85^{\circ}C$. Typical values are at $T_A = +25^{\circ}C$, circuit of Figure 1, unless otherwise noted.) (Note 2)

| PARAMETER | CONDIT | MIN | TYP | MAX | UNITS | | |
|--|--|-------------------------|---------------------------|-------|-------|------|--|
| IN/V _{DD} | | | <u> </u> | | | | |
| IN and V _{DD} Voltage Range | | | 2.35 | | 3.60 | V | |
| IN Supply Current | $f_S = 1MHz$, no load, L = 0.47µH | V _{IN} = 2.5V | | 4 | 4.6 | να Λ | |
| пл зарргу сипепі | (includes gate-drive current) | $V_{IN} = 3.3V$ | | 5.5 | | mA | |
| V _{DD} Supply Current | fs = 1MHz | $V_{IN} = 2.5V$ | | 1.4 | 2.3 | mA | |
| vDD Зарріу Сапені | 15 - 11011 12 | $V_{IN} = 3.3V$ | | 2 | | IIIA | |
| Total Shutdown Current from IN and V _{DD} | $V_{IN} = V_{DD} = V_{BST} - V_{LX} = 3.6V$ | , $V_{EN} = 0V$ | | | 13 | μΑ | |
| | | V _{DD} rising | | 2 | 2.1 | V | |
| V _{DD} Undervoltage Lockout Threshold | LX starts/stops switching | V _{DD} falling | 1.8 | 1.9 | | V | |
| Tilleshold | | Deglitching | | 2 | | μs | |
| BST | | | | | | | |
| DCT Supply Current | $V_{BST} = V_{DD} = V_{IN} = 3.6V$, | T _A = +25°C | | | 5 | μΑ | |
| BST Supply Current | $V_{LX} = 3.6V$ or 0V, $V_{EN} = 0V$ | $T_A = +85^{\circ}C$ | | 10 | | μΑ | |
| PWM COMPARATOR | | | | | | | |
| PWM Comparator Propagation Delay | 10mV overdrive | | | 20 | | ns | |
| COMP | | | <u> </u> | | | | |
| COMP Clamp Voltage, High | V _{IN} = 2.35V to 3.6V | | | 2 | | V | |
| COMP Slew Rate | | | | 1.4 | | V/µs | |
| PWM Ramp Amplitude | | | | 1 | | V | |
| COMP Shutdown Resistance | From COMP to GND, V _{EN} = V _S | | 8 | | Ω | | |
| ERROR AMPLIFIER | | | | | | | |
| Preset Output-Voltage Accuracy | REFIN = SS | -1 | Select from Table 1 | +1 | % | | |
| FB Regulation Accuracy Using External Resistors | CTL1 = CTL2 = GND | | 0.594 | 0.600 | 0.606 | V | |
| FB to OUT Resistor | All VID settings except CTL1 = | CTL2 = GND | 5 | 8 | 11 | kΩ | |

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{IN} = V_{DD} = 3.3V, V_{FB} = 0.5V, T_A = -40^{\circ}C$ to $+85^{\circ}C$. Typical values are at $T_A = +25^{\circ}C$, circuit of Figure 1, unless otherwise noted.) (Note 2)

| PARAMETER | CONDIT | MIN | TYP | MAX | UNITS | | |
|---|--|---------------------------|---|-----------------------|---------------------------------------|-----------------------|--------|
| Open-Loop Voltage Gain | 1k Ω from COMP to GND | | | 115 | | dB | |
| Error-Amplifier Unity-Gain Bandwidth | Parallel 10kΩ, 40pF from COM | P to GND (Note | 3) | 14 | 26 | | MHz |
| Error-Amplifier Common-Mode | $V_{DD} = 2.35V \text{ to } 2.6V$ | | | 0 | V | DD - 1.65 | V |
| Input Range | $V_{DD} = 2.6V \text{ to } 3.6V$ | | | 0 | \ | / _{DD} - 1.7 | ٧ |
| Error-Amplifier Minimum Output | V _{COMP} = 1V | Sourcing | | 1000 | | | |
| Current | ACOWD = 1A | Sinking | | -500 | | | μA |
| FB Input Bias Current | V _{FB} = 0.7V, CTL1 = CTL2 = | $T_A = +25^{\circ}C$ | | -200 | -40 | | nA |
| CTL_ | | | | | | | |
| CTI Input Pigg Current | V _{CTL} = 0V | | | | -7 | | |
| CTL_ Input Bias Current | V _{CTL} = V _{DD} | | | | +7 | | μΑ |
| | Rising | | | | | 0.75 | |
| High-Impedance Threshold | Falling | V _{DD} - 1.2V | | | V | | |
| Hysteresis | All VID transitions | | | | 50 | | mV |
| REFIN | • | | | | | | |
| REFIN Input Bias Current | V _{REFIN} = 0.6V | $T_A = +25^{\circ}C$ | -500 | -100 | | nA | |
| DEELN Common Made Donge | $V_{DD} = 2.3V \text{ to } 2.6V$ | | | 0 | V | DD - 1.65 | V |
| REFIN Common-Mode Range | $V_{DD} = 2.6V \text{ to } 3.6V$ | 0 | \ | / _{DD} - 1.7 | V | | |
| REFIN Offset Voltage | $CTL1 = CTL2 = GND, T_A = +25$ | 5°C | | -3 | | +3 | mV |
| LX (ALL PINS COMBINED) | | | | | | | |
| LX On-Resistance, High Side | $I_{LX} = -2A$ | $V_{IN} = V_{BST}$ | $-V_{LX} = 2.5V$ | | 39 | | mΩ |
| EX On-Nesistance, Flight Side | 1LX = -2A | VIN = VBST - | $-V_{LX} = 3.3V$ | | 37 | 58 | 11122 |
| LX On-Resistance, Low Side | I _L X = 2A | $V_{IN} = 2.5V$ | | | 36 | | mΩ |
| LA OII-nesistance, Low Side | ILX = ZA | $V_{IN} = 3.3V$ | | | 34 | 55 | 11122 |
| LX Current-Limit Threshold | $V_{IN} = 2.5V$, high-side sourcing | | | 4 | 5.5 | | Α |
| | | T25°C | $V_{LX} = 0V$ | -2 | | | |
| LVI ookogo Current | V _{IN} = 3.6V, V _{EN} = V _{SS} = 0V | 1A = +25 C | $V_{LX} = 0V$ $V_{LX} = 3.6V$ $V_{LX} = 0V$ $V_{LX} = 3.6V$ | | | +2 | |
| LX Leakage Current | VIN = 3.6V, VEN = VSS = 0V | T05°C | $V_{LX} = 0V$ | | 1 | | μΑ |
| | | 1A = +65 C | $V_{LX} = 3.6V$ | | 1 | | |
| LV Switching Fraguency | V _{IN} = 2.5V to 3.3V | $R_{FREQ} = 50k\Omega$ | | 0.9 | 1 | 1.1 | N/ILI- |
| LX Switching Frequency | VIN = 2.3V to 3.3V | $R_{FREQ} = 23.2k\Omega$ | | 1.8 | 2.0 | 2.2 | MHz |
| Frequency Range | | | | 500 | | 2000 | kHz |
| LX Minimum Off-Time | $V_{IN} = 2.5V \text{ to } 3.3V$ | | | | 40 | 75 | ns |
| LX Maximum Duty Cycle | RFREQ = $50k\Omega$, V_{IN} = 2.5V to 3 | .3V | | 93 | 96 | | % |
| LX Minimum On-Time | | | | | 80 | | ns |
| RMS LX Output Current | | | | 3 | · · · · · · · · · · · · · · · · · · · | | А |

ELECTRICAL CHARACTERISTICS (continued)

(V_{IN} = V_{DD} = 3.3V, V_{FB} = 0.5V, T_A = -40°C to +85°C. Typical values are at T_A = +25°C, circuit of Figure 1, unless otherwise noted.) (Note 2)


| PARAMETER CONDITIONS | | | MIN | TYP | MAX | UNITS |
|----------------------------------|--|----------------------------------|-----|------|------|-----------------|
| ENABLE | | | • | | | .• |
| EN Input Logic-Low | | | | | 0.7 | V |
| EN Input Logic-High | | | 1.7 | | | V |
| EN, Input Current | $V_{EN} = 0V \text{ or } 3.6V,$ $V_{DD} = 3.6V$ | $T_A = +25$ °C $T_A = +85$ °C | | 0.01 | 1 | μΑ |
| ss | | | • | | | .• |
| SS Charging Current | V _{SS} = 0.45V | | 7 | 8 | 9 | μΑ |
| SS Discharge Resistance | | | | 500 | | Ω |
| THERMAL SHUTDOWN | | | | | | |
| Thermal-Shutdown Threshold | | | | +165 | | °C |
| Thermal-Shutdown Hysteresis | | | | 20 | | °C |
| POWER-GOOD (PWRGD) | | | | | | |
| Power-Good Threshold Voltage | VFB falling, 3mV hyste | eresis | 87 | 90 | 93 | % |
| Power-Good Falling-Edge Deglitch | | | | 48 | | Clock cycles |
| PWRGD Output-Voltage Low | IPWRGD = 4mA | | | 0.03 | 0.15 | V |
| PWRGD Leakage Current | $V_{DD} = V_{PWRGD} = 3.6$ | V, V _{FB} = 0.9V | | 0.01 | | μΑ |
| OVERCURRENT LIMIT | | | | | | |
| Current-Limit Startup Blanking | | | | 128 | | Clock cycles |
| Restart Time | | | | 1024 | | Clock cycles |


Note 2: Specifications are 100% production tested at T_A = +25°C. Limits over the operating temperature range are guaranteed by design and characterization.

Note 3: Guaranteed by design.

Typical Operating Characteristics


(Typical values are at $V_{IN} = V_{DD} = 3.3V$, $V_{OUT} = 1.8V$, $R_{FREQ} = 50k\Omega$, $I_{OUT} = 3A$, and $I_{A} = +25$ °C, unless otherwise noted.)








Typical Operating Characteristics (continued)


(Typical values are at $V_{IN} = V_{DD} = 3.3V$, $V_{OUT} = 1.8V$, $R_{FREQ} = 50k\Omega$, $I_{OUT} = 3A$, and $I_{A} = +25^{\circ}C$, unless otherwise noted.)




















Typical Operating Characteristics (continued)


(Typical values are at $V_{IN} = V_{DD} = 3.3V$, $V_{OUT} = 1.8V$, $R_{FREQ} = 50k\Omega$, $I_{OUT} = 3A$, and $I_{A} = +25^{\circ}C$, unless otherwise noted.)









RMS INPUT CURRENT DURING SHORT CIRCUIT vs. INPUT VOLTAGE (C4 = $0.022\mu F$)





EXPOSED PAD TEMPERATURE vs. Ambient temperature



FEEDBACK VOLTAGE vs. TEMPERATURE








 $C_{SS} = 6800 pF$, $C_0 = 122 \mu F$, $L = 0.56 \mu H$, $V_{OUT} = 2.5 V$

Pin Description

| PIN | NAME | FUNCTION |
|------------|---------------|--|
| 1 | PREBIAS | Leave pin unconnected to prevent discharging of output capacitor during soft-start. Connect to GND otherwise. (See the <i>Soft-Starting into a Prebiased Output</i> section.) |
| 2 | V_{DD} | Supply Voltage and Bypass Input. Connect V_{DD} to IN with a 10Ω resistor. Connect a $1\mu F$ ceramic capacitor from V_{DD} to GND. |
| 3, 4 | CTL1, CTL2 | Preset Output Voltage Selection Input. CTL1 and CTL2 set the output voltage to one of nine preset voltages. See Table 1 for preset voltages. |
| 5 | REFIN | External Reference Input. Connect REFIN to SS to use the internal 0.6V reference. Connecting REFIN to an external reference voltage forces FB to regulate the voltage applied to REFIN. REFIN is internally pulled to GND when the IC is in shutdown mode. |
| 6 | SS | Soft-Start Input. Connect a capacitor from SS to GND to set the startup time. See the <i>Soft-Start and REFIN</i> section for details on setting the soft-start time. |
| 7 | GND | Analog Circuit Ground |
| 8 | COMP | Output of the Voltage-Error Amplifier. Connect the necessary compensation network from COMP to FB. COMP is internally pulled to GND when the IC is in shutdown mode. |
| 9 | FB | Feedback Input. Connect FB to the center tap of an external resistor-divider from the output to GND to set the output voltage from 0.6V to 90% of V _{IN} . Connect FB through an RC network to the output when using CTL1 and CTL2 to select any of nine preset voltages. |
| 10 | OUT | Output Voltage Sense. Connect to the output. Leave OUT unconnected when an external resistor-divider is used. |
| 11 | FREQ | Oscillator Frequency Selection. Connect a resistor from FREQ to GND to select the switching frequency. |
| 12 | PWRGD | Power-Good Output. Open-drain output that is high impedance when $V_{FB} \ge 90\%$ of V_{REFIN} or 0.6V. PWRGD is internally pulled low when V_{FB} falls below 90% of its regulation point. PWRGD is internally pulled low when the IC is in shutdown mode, V_{DD} or V_{IN} is below the UVLO threshold, or the IC is in thermal shutdown. |
| 13 | BST | High-Side MOSFET Driver Supply. Bypass BST to LX with a 0.1µF capacitor. |
| 14, 15, 16 | LX | Inductor Connection. All LX pins are internally connected together. Connect all LX pins to the output inductor. LX is high impedance when the IC is in shutdown mode. |
| 17–20 | PGND | Power Ground. Connect all PGND pins externally to the power ground plane. |
| 21, 22, 23 | IN | Power-Supply Input. Input supply range is from 2.35V to 3.6V. Bypass with 22µF ceramic capacitance to PGND externally. See the <i>Typical Application Circuit</i> . |
| 24 | EN | Enable Input. Logic input to enable/disable the MAX8643A. |
| _ | EP | Exposed Paddle. Connect to a large ground plane to optimize thermal performance. |

Block Diagram



Typical Application Circuit




Figure 1. 1MHz, All-Ceramic Capacitor Design with $V_{OUT} = 1.8V$

Detailed Description

The MAX8643A high-efficiency, voltage-mode switching regulator is capable of delivering up to 3A of output current. The MAX8643A provides output voltages from 0.6V to (0.9 x VIN) from 2.35V to 3.6V input supplies, making it ideal for on-board point-of-load applications. The output voltage accuracy is better than $\pm 1\%$ over load, line, and temperature.

The MAX8643A features a wide switching frequency range, allowing the user to achieve all-ceramic capacitor designs and fast transient responses. The high operating frequency minimizes the size of external components. The MAX8643A is available in a small (4mm x 4mm), lead-free, 24-pin thin QFN package. The REFIN function makes the MAX8643A an ideal candidate for DDR and tracking power supplies. Using internal low-RDS(ON) (37m Ω) n-channel MOSFETs for both high- and low-side switches maintains high efficiency at both heavy-load and high-switching frequencies.

The MAX8643A employs voltage-mode control architecture with a high-bandwidth (> 14MHz) error amplifier. The voltage-mode control architecture allows up to 2MHz switching frequency, reducing board area. The op-amp voltage-error amplifier works with type 3 com-

pensation to fully utilize the bandwidth of the high-frequency switching to obtain fast transient response. Adjustable soft-start time provides flexibilities to minimize input startup inrush current. An open-drain, power-good (PWRGD) output goes high when VFB reaches 90% of VREFIN or 0.54V.

Controller Function

The controller logic block is the central processor that determines the duty cycle of the high-side MOSFET under different line, load, and temperature conditions. Under normal operation, where the current-limit and temperature protection are not triggered, the controller logic block takes the output from the PWM comparator and generates the driver signals for both high-side and low-side MOSFETs. The break-before-make logic and the timing for charging the bootstrap capacitors are calculated by the controller logic block. The error signal from the voltage-error amplifier is compared with the ramp signal generated by the oscillator at the PWM comparator and, thus, the required PWM signal is produced. The high-side switch is turned on at the beginning of the oscillator cycle and turns off when the ramp voltage exceeds the VCOMP signal or the current-limit threshold is exceeded. The low-side switch is then turned on for the remainder of the oscillator cycle.

Current Limit

The internal, high-side MOSFET has a typical 5.5A peak current-limit threshold. When current flowing out of LX exceeds this limit, the high-side MOSFET turns off and the synchronous rectifier turns on. The synchronous rectifier remains on until the inductor current falls below the low-side current limit. This lowers the duty cycle and causes the output voltage to droop until the current limit is no longer exceeded. The MAX8643A uses a hiccup mode to prevent overheating during short-circuit output conditions.

During current limit if VFB drops below 420mV and stays below this level for 12µs or more, the part enters hiccup mode. The high-side MOSFET and the synchronous rectifier are turned off and both COMP and REFIN are internally pulled low. If REFIN and SS are connected together, then both are pulled low. The part remains in this state for 1024 clock cycles and then attempts to restart for 128 clock cycles. If the fault-causing current limit has cleared, the part resumes normal operation. Otherwise, the part reenters hiccup mode again.

Soft-Start and REFIN

The MAX8643A utilizes an adjustable soft-start function to limit inrush current during startup. An $8\mu A$ (typ) current source charges an external capacitor connected to SS. The soft-start time is adjusted by the value of the external capacitor from SS to GND. The required capacitance value is determined as:

$$C = \frac{8\mu A \times t_{SS}}{0.6V}$$

where tss is the required soft-start time in seconds. The MAX8643A also features an external reference input (REFIN). The IC regulates FB to the voltage applied to REFIN. The internal soft-start is not available when using an external reference. A method of soft-start when using an external reference is shown in Figure 2. Connect REFIN to SS to use the internal 0.6V reference.




Figure 2. Typical Soft-Start Implementation with External Reference

Undervoltage Lockout (UVLO)

The UVLO circuitry inhibits switching when V_{DD} is below 2V (typ). Once V_{DD} rises above 2V (typ), UVLO clears and the soft-start function activates. A 100mV hysteresis is built in for glitch immunity.

BST

The gate-drive voltage for the high-side, n-channel switch is generated by a flying-capacitor boost circuit. The capacitor between BST and LX is charged from the V_{IN} supply while the low-side MOSFET is on. When the low-side MOSFET is switched off, the voltage of the capacitor is stacked above LX to provide the necessary turn-on voltage for the high-side internal MOSFET.

Frequency Select (FREQ)

The switching frequency is resistor programmable from 500kHz to 2MHz. Set the switching frequency of the IC with a resistor (RFREQ) connected from FREQ to GND. RFREQ is calculated as:

$$R_{FREQ} = \frac{50k\Omega}{0.95\mu s} \times (\frac{1}{f_S} - 0.05\mu s)$$

where fs is the desired switching frequency in Hz.

Power-Good Output (PWRGD)

PWRGD is an open-drain output that goes high impedance when VFB is above 0.9 x VREFIN. PWRGD pulls low when VFB is below 90% of its regulation for at least 48 clock cycles. PWRGD is low during shutdown.

Programming the Output Voltage (CTL1, CTL2)

As shown in Table 1, the output voltage is pin programmable by the logic states of CTL1 and CTL2. CTL1 and CTL2 are tri-level inputs: V_{DD}, unconnected, and GND.

Table 1. CTL1 and CTL2 Output Voltage Selection

| CTL1 | CTL2 | V _{OUT} (V) |
|-----------------|-----------------|----------------------|
| GND | GND | 0.6 |
| V_{DD} | V_{DD} | 0.7 |
| GND | Unconnected | 0.8 |
| GND | V _{DD} | 1.0 |
| Unconnected | GND | 1.2 |
| Unconnected | Unconnected | 1.5 |
| Unconnected | V _{DD} | 1.8 |
| V _{DD} | GND | 2.0 |
| V _{DD} | Unconnected | 2.5 |

The logic states of CTL1 and CTL2 should be programmed only before power-up. Once the part is enabled, CTL1 and CTL2 should not be changed. If the output voltage needs to be reprogrammed, cycle power or EN and reprogram before enabling.

Shutdown Mode

Drive EN to GND to shut down the IC and reduce quiescent current to less than $12\mu A$. During shutdown, the LX is high impedance. Drive EN high to enable the MAX8643A.

Thermal Protection

Thermal-overload protection limits total power dissipation in the device. When the junction temperature exceeds T_J = +165°C, a thermal sensor forces the device into shutdown, allowing the die to cool. The thermal sensor turns the device on again after the junction temperature cools by 20°C, causing a pulsed output during continuous overload conditions. The soft-start sequence begins after recovery from a thermal-shutdown condition.

_Applications Information

IN and V_{DD} Decoupling

To decrease the noise effects due to the high switching frequency and maximize the output accuracy of the MAX8643A, decouple V_{IN} with a 22 μ F capacitor from V_{IN} to PGND. Also decouple V_{DD} with a 1 μ F from V_{DD} to GND. Place these capacitors as close to the IC as possible.

Inductor Selection

Choose an inductor with the following equation:

$$L = \frac{V_{OUT} \times (V_{IN} - V_{OUT})}{f_S \times V_{IN} \times LIR \times I_{OUT(MAX)}}$$

where LIR is the ratio of the inductor ripple current to full load current at the minimum duty cycle. Choose LIR between 20% to 40% for best performance and stability.

Use an inductor with the lowest possible DC resistance that fits in the allotted dimensions. Powdered iron ferrite core types are often the best choice for performance. With any core material, the core must be large enough not to saturate at the current limit of the MAX8643A.

Output-Capacitor Selection

The key selection parameters for the output capacitor are capacitance, ESR, ESL, and voltage-rating requirements. These affect the overall stability, output ripple voltage, and transient response of the DC-DC converter. The out-

put ripple occurs due to variations in the charge stored in the output capacitor, the voltage drop due to the capacitor's ESR, and the voltage drop due to the capacitor's ESL. Calculate the output voltage ripple due to the output capacitance, ESR, and ESL:

$$V_{RIPPLE} = V_{RIPPLE(C)} + V_{RIPPLE(ESR)} + V_{RIPPLE(ESL)}$$

where the output ripple due to output capacitance, ESR, and ESL is:

$$V_{RIPPLE(C)} = \frac{I_{P-P}}{8 \times C_{OUT} \times f_{S}}$$

$$V_{RIPPLE(ESR)} = I_{P-P} \times ESR$$

$$V_{RIPPLE(ESL)} = \frac{I_{P-P}}{t_{ON}} \times ESL$$

$$V_{RIPPLE(ESL)} = \frac{I_{P-P}}{t_{OFF}} \times ESL$$

or whichever is larger.

The peak inductor current (IP-P) is:

$$I_{P-P} = \frac{V_{IN} - V_{OUT}}{f_{S} \times L} \times \frac{V_{OUT}}{V_{IN}}$$

Use these equations for initial capacitor selection. Determine final values by testing a prototype or an evaluation circuit. A smaller ripple current results in less output voltage ripple. Since the inductor ripple current is a factor of the inductor value, the output voltage ripple decreases with larger inductance. Use ceramic capacitors for low ESR and low ESL at the switching frequency of the converter. The ripple voltage due to ESL is negligible when using ceramic capacitors.

Load-transient response depends on the selected output capacitance. During a load transient, the output instantly changes by ESR x Δ ILOAD. Before the controller can respond, the output deviates further, depending on the inductor and output capacitor values. After a short time, the controller responds by regulating the output voltage back to its predetermined value. The controller response time depends on the closed-loop bandwidth. A higher bandwidth yields a faster response time, preventing the output from deviating further from its regulating value. See the *Compensation Design* section for more details.

Input-Capacitor Selection

The input capacitor reduces the current peaks drawn from the input power supply and reduces switching noise in the IC. The total input capacitance must be equal to or greater than the value given by the following equation to keep the input ripple voltage within specs and minimize the high-frequency ripple current being fed back to the input source:

$$C_{IN_MIN} = \frac{D \times t_S \times l_{OUT}}{V_{IN_RIPPI}}$$

where $V_{IN-RIPPLE}$ is the maximum allowed input ripple voltage across the input capacitors and is recommended to be less than 2% of the minimum input voltage. D is the duty cycle (V_{OUT} / V_{IN}), and ts is the switching period (1/fs).

The impedance of the input capacitor at the switching frequency should be less than that of the input source so high-frequency switching currents do not pass through the input source but are instead shunted through the input capacitor. High source impedance requires high input capacitance. The input capacitor must meet the ripple current requirement imposed by the switching currents. The RMS input ripple current is given by:

$$I_{RIPPLE} = I_{LOAD} \times \sqrt{\frac{V_{OUT} \times (V_{IN} - V_{OUT})}{V_{IN}}}$$

where IRIPPLE is the input RMS ripple current.

Compensation Design

The power transfer function consists of one double pole and one zero. The double pole is introduced by the output filtering inductor, L, and the output filtering capacitor, Co. The ESR of the output filtering capacitor determines the zero. The double pole and zero frequencies are given as follows:

$$f_{P1_LC} = f_{P2_LC} = \frac{1}{2\pi \times \sqrt{L \times C_O \times \left(\frac{R_O + ESR}{R_O + R_L}\right)}}$$
$$f_{Z_ESR} = \frac{1}{2\pi \times ESR \times C_O}$$

where R_L is equal to the sum of the output inductor's DCR and the internal switch resistance, R_{DSON}. A typical value for R_{DSON} is $37m\Omega$. R_O is the output load resistance, which is equal to the rated output voltage divided by the rated output current. ESR is the total equivalent series resistance of the output filtering capacitor. If there is more than one output capacitor of the same type in

parallel, the value of the ESR in the above equation is equal to that of the ESR of a single output capacitor divided by the total number of output capacitors.

The high switching frequency range of the MAX8643A allows the use of ceramic output capacitors. Since the ESR of ceramic capacitors is typically very low, the frequency of the associated transfer function zero is higher than the unity-gain crossover frequency, fc, and the zero cannot be used to compensate for the double pole created by the output filtering inductor and capacitor. The double pole produces a gain drop of 40dB/decade and a phase shift of 180°/decade. The error amplifier must compensate for this gain drop and phase shift to achieve a stable high-bandwidth closed-loop system. Therefore, use type III compensation as shown in Figure 3 and Figure 4. Type III compensation possesses three poles and two zeros with the first pole, fP1 EA, located at zero frequency (DC). Locations of other poles and zeros of the type III compensation are given by:

$$f_{Z1_EA} = \frac{1}{2\pi \times R1 \times C1}$$




Figure 3. Type III Compensation Network




Figure 4. Type III Compensation Illustration

$$f_{Z1_EA} = \frac{1}{2\pi \times R1 \times C1}$$

$$f_{P3_EA} = \frac{1}{2\pi \times R1 \times C2}$$

$$f_{P2_EA} = \frac{1}{2\pi \times R2 \times C3}$$

The above equations are based on the assumptions that C1>>C2, and R3>>R2, which are true in most applications. Placements of these poles and zeros are determined by the frequencies of the double pole and ESR zero of the power transfer function. It is also a function of the desired closed-loop bandwidth. The following section outlines the step-by-step design procedure to calculate the required compensation components for the MAX8643A. When the output voltage of the MAX8643A is programmed to a preset voltage, R3 is internal to the IC and R4 does not exist (Figure 3b).

When externally programming the MAX8643A (Figure 3a), the output voltage is determined by:

$$R4 = \frac{0.6 \times R3}{\left(V_{OUT} - 0.6\right)}$$

The zero-cross frequency of the closed-loop, f_C, should be between 10% and 20% of the switching frequency, f_S. A higher zero-cross frequency results in faster transient response. Once f_C is chosen, C1 is calculated from the following equation:

$$C1 = \frac{2.5 \text{V}_{\text{IN}}}{2 \times \pi \times \text{R3} \times (1 + \frac{\text{R}_{\text{L}}}{\text{R}_{\text{O}}}) \times \text{f}_{\text{C}}}$$

Due to the underdamped nature of the output LC double pole, set the two zero frequencies of the type III compensation less than the LC double-pole frequency to provide adequate phase boost. Set the two zero frequencies to 80% of the LC double-pole frequency. Hence:

R1 =
$$\frac{1}{0.8 \times C1} \times \sqrt{\frac{L \times C_{O} \times (R_{O} + ESR)}{R_{L} + R_{O}}}$$

C3 = $\frac{1}{0.8 \times R3} \times \sqrt{\frac{L \times C_{O} \times (R_{O} + ESR)}{R_{L} + R_{O}}}$

Setting the second compensation pole, fp2_EA, at fz ESR yields:

$$R2 = \frac{C_0 \times ESR}{C_3}$$

Set the third compensation pole at 1/2 of the switching frequency to gain some phase margin. Calculate C2 as follows:

$$C2 = \frac{1}{\pi \times R1 \times f_S \times 2}$$

The above equations provide accurate compensation when the zero-cross frequency is significantly higher than the double-pole frequency. When the zero-cross frequency is near the double-pole frequency, the actual zero-cross frequency is higher than the calculated frequency. In this case, lowering the value of R1 reduces the zero-cross frequency. Also, set the third pole of the type III compensation close to the switching frequency if the zero-cross frequency is above 200kHz to boost the phase margin. The recommended range for R3 is $2k\Omega$ to $10k\Omega$. Note that the loop compensation remains unchanged if only R4's resistance is altered to set different outputs.

Soft-Starting into a Prebiased Output

When the PREBIAS pin is left unconnected, the MAX8643A is capable of soft-starting up into a prebiased output without discharging the output capacitor. This type of operation is also termed monotonic startup. However, in order to avoid output voltage glitches during soft-start, it should be ensured that the inductor current is in continuous conduction mode during the end of the soft-start period. This is done by satisfying the following equation:

$$C_O \times \frac{V_O}{t_{SS}} \ge \frac{I_{P-P}}{2}$$

where C_O is the output capacitor, V_O is the output voltage, tss is the soft-start time set by the soft-start capacitor Css, and I_{P-P} is the peak-to-peak inductor ripple current (as defined in the *Output Capacitor Selection* section). Depending on the application, one of these parameters may drive the selection of the others. See the Starting into Prebias Output waveforms in the *Typical Operating Characteristics* section for an example selection of the above parameters. Connecting the PREBIAS pin to GND disables the prebias soft-start feature and causes the MAX8643A to discharge any voltage present on the output capacitors and then commence its soft-start.


PCB Layout Considerations and Thermal Performance

Careful PCB layout is critical to achieve clean and stable operation. It is highly recommended to duplicate the MAX8643A EV kit layout for optimum performance. If deviation is necessary, follow these guidelines for good PCB layout:

- Connect input and output capacitors to the power ground plane; connect all other capacitors to the signal ground plane.
- Place capacitors on V_{DD}, V_{IN}, and SS as close as possible to the IC and its corresponding pin using direct traces. Keep power ground plane (connected to PGND) and signal ground plane (connected to GND) separate.
- 3) Keep the high-current paths as short and wide as possible. Keep the path of switching current short and minimize the loop area formed by LX, the output capacitors, and the input capacitors.

- Connect IN, LX, and PGND separately to a large copper area to help cool the IC to further improve efficiency and long-term reliability.
- 5) Ensure all feedback connections are short and direct. Place the feedback resistors and compensation components as close to the IC as possible.
- 6) Route high-speed switching nodes, such as LX, away from sensitive analog areas (FB, COMP).

Pin Configuration




Chip Information

PROCESS: BiCMOS

14 _______/N/1XI/M

Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to www.maxim-ic.com/packages.)



Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to www.maxim-ic.com/packages.)

| COMMON DIMENSIONS | | | | | | | | | | | | | | | |
|-------------------|-------|---------|------|-----------|-------|------|-----------|------|-----------|----------|------|-----------|----------|------|------|
| PKG 12L 4×4 | | | 4 | 16L 4x4 | | | 20L 4×4 | | | 24L 4×4 | | | 28L 4×4 | | |
| REF. | MIN. | NDM. | MAX. | MIN. | NOM. | MAX. | MIN. | NDM. | MAX. | MIN. | NDM. | MAX. | MIN. | NDM. | MAX. |
| A | 0.70 | 0.75 | 0.80 | 0.70 | 0.75 | 0.80 | 0.70 | 0.75 | 0.80 | 0.70 | 0.75 | 0.80 | 0.70 | 0.75 | 0.80 |
| A1 | 0.0 | 0.02 | 0.05 | 0.0 | 0.02 | 0.05 | 0.0 | 0.02 | 0.05 | 0.0 | 0.02 | 0.05 | 0.0 | 0.02 | 0.05 |
| A2 0.20 REF | | | F | 0 | 20 RE | F | 0.20 REF | | | 0.20 REF | | | 0.20 REF | | |
| b | 0.25 | 0.30 | 0.35 | 0.25 | 0.30 | 0.35 | 0.20 | 0.25 | 0.30 | 0.18 | 0.23 | 0.30 | 0.15 | 0.20 | 0.25 |
| D | 3,90 | 4.00 | 4.10 | 3.90 | 4.00 | 4.10 | 3.90 | 4.00 | 4.10 | 3.90 | 4.00 | 4.10 | 3.90 | 4.00 | 4.10 |
| E | 3.90 | 4.00 | 4.10 | 3.90 | 4.00 | 4.10 | 3.90 | 4.00 | 4.10 | 3.90 | 4.00 | 4.10 | 3.90 | 4.00 | 4.10 |
| 6 | | 0.80 BS | C. | 0.65 BSC. | | | 0.50 BSC. | | 0.50 BSC. | | | 0.40 BSC. | | | |
| k | 0.25 | - | - | 0.25 | - | - | 0.25 | - | - | 0.25 | - | - | 0.25 | - | ı |
| L | 0.45 | 0.55 | 0.65 | 0.45 | 0.55 | 0.65 | 0.45 | 0.55 | 0.65 | 0.30 | 0.40 | 0.50 | 0.30 | 0.40 | 0.50 |
| N | N 12 | | 16 | | 20 | | 24 | | | 28 | | | | | |
| ND | NID 3 | | | 4 | | | 5 | | 6 | | | 7 | | | |
| NE 3 | | | 4 | | 5 | | 6 | | | 7 | | | | | |
| Jedec Var. | | WGGB | | | WGGC | | WGGD-1 | | | wGGD-2 | | | VGGE | | |

| E | XPOS | SED | VAR | ITAI | | | |
|---------|------|------|------|------|------|---------------|---------|
| PKG. | | D2 | | | E5 | DOWN SONDS | |
| CODES | MIN. | NDM. | MAX. | MIN. | NOM. | MAX. | ALLOWED |
| T1244-3 | 1.95 | 2.10 | 2.25 | 1.95 | 2.10 | 2.25 | YES |
| T1244-4 | 1.95 | 2.10 | 2.25 | 1.95 | 2.10 | 2.25 | NO |
| T1644-3 | 1.95 | 2.10 | 2.25 | 1.95 | 2.10 | 2.25 | YES |
| T1644-4 | 1.95 | 2.10 | 2.25 | 1.95 | 2.10 | 2.25 | ND |
| T2044-2 | 1.95 | 2.10 | 2.25 | 1.95 | 2.10 | 2.25 | YES |
| T2044-3 | 1.95 | 2.10 | 2.25 | 1.95 | 2.10 | 2.25 | ND |
| T2444-2 | 1.95 | 2.10 | 2.25 | 1.95 | 2.10 | 2.25 | YES |
| T2444-3 | 2.45 | 2.60 | 2.63 | 2.45 | 2.60 | 2.63 | YES |
| T2444-4 | 2.45 | 2.60 | 2.63 | 2.45 | 2.60 | 2.63 | ND |
| T2844-1 | 2.50 | 2.60 | 2.70 | 2.50 | 2.60 | 2.70 | ND |

NOTES:

- 1. DIMENSIONING & TOLERANCING CONFORM TO ASME Y14.5M-1994.
- 2. ALL DIMENSIONS ARE IN MILLIMETERS. ANGLES ARE IN DEGREES.
- 3. N IS THE TOTAL NUMBER OF TERMINALS.
- THE TERMINAL #1 IDENTIFIER AND TERMINAL NUMBERING CONVENTION SHALL CONFORM TO JESO 95-1 SPP-012. DETAILS OF TERMINAL #1 IDENTIFIER ARE OPTIONAL, BUT MUST BE LOCATED WITHIN THE ZONE INDICATED. THE TERMINAL #1 IDENTIFIER MAY BE EITHER A MOLD OR MARKED FEATURE.
- DIMENSION 6 APPLIES TO METALLIZED TERNINAL AND IS MEASURED BETWEEN 0.25 mm AND 0.30 mm FROM TERMINAL TIP.
- AD AND AND REFER TO THE NUMBER OF TERMINALS ON EACH D AND E SIDE RESPECTIVELY.
- 7. DEPOPULATION IS POSSIBLE IN A SYMMETRICAL FASHION.
- COPLANARITY APPLIES TO THE EXPOSED HEAT SINK SLUG AS WELL AS THE TERMINALS.
- 9. DRAWING CONFORMS TO JEDEC MO220, EXCEPT FOR T2444-3, T2444-4 AND T2844-1.
- MARKING IS FOR PACKAGE ORIENTATION REFERENCE ONLY.
- 11, COPLANARITY SHALL NOT EXCEED 0.08mm
- 12. WARPAGE SHALL NOT EXCEEND 0.10mm
- LEAD CENTERLINES TO BE AT TRUE POSITION AS DEFINED BY BASIC DIMENSION "6", ±0.05.
- 14. NUMBER OF LEADS SHOWN ARE FOR REFERENCE ONLY

-DRAWING NOT TO SCALE-



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.