



Integrated
Circuit
Systems, Inc.

ICS87949I
Low Skew, $\div 1$, $\div 2$
Clock Generator

GENERAL DESCRIPTION



The ICS87949I is a low skew, $\div 1$, $\div 2$ Clock Generator and a member of the HiPerClockSTM family of High Performance Clock Solutions from ICS.

The ICS87949I has selectable single ended clock or LVPECL clock inputs. The single ended clock input accepts LVCMS or LVTTL input levels. The PCLK, nPCLK pair can accept LVPECL, CML, or SSTL input levels. The low impedance LVCMS outputs are designed to drive 50Ω series or parallel terminated transmission lines. The effective fanout can be increased from 15 to 30 by utilizing the ability of the outputs to drive two series terminated lines.


The divide select inputs, DIV_SELx, control the output frequency of each bank. The outputs can be utilized in the $\div 1$, $\div 2$ or a combination of $\div 1$ and $\div 2$ modes. The master reset input, MR/nOE, resets the internal frequency dividers and also controls the active and high impedance states of all outputs.

The ICS87949I is characterized at 3.3V core/3.3V output. Guaranteed output and part-to-part skew characteristics make the ICS87949I ideal for those clock distribution applications demanding well defined performance and repeatability.


FEATURES

- 15 single ended LVCMS outputs, 7Ω typical output impedance
- Selectable LVCMS or LVPECL clock inputs
- CLK0 and CLK1 can accept the following input levels: LVCMS and LVTTL
- PCLK, nPCLK supports the following input types: LVPECL, CML, SSTL
- Maximum output frequency: 160MHz
- Output skew: 350ps (maximum)
- Part-to-part skew: 2.75ns (maximum)
- 3.3V supply voltage
- -40°C to 85°C ambient operating temperature
- Pin compatible to the MPC949

BLOCK DIAGRAM



PIN ASSIGNMENT



ICS87949I

52-Lead LQFP
10mm x 10mm x 1.4mm package body
Y Package
Top View



Integrated
Circuit
Systems, Inc.

ICS87949I
LOW SKEW, $\div 1, \div 2$
CLOCK GENERATOR

TABLE 1. PIN DESCRIPTIONS

| Number | Name | Type | Description |
|--|------------------------------------|--------|--|
| 1 | MR/noE | Input | Pulldown |
| 2 | CLK_SEL | Input | Pulldown |
| 3 | V _{DD} | Power | Core supply pin. |
| 4, 5 | CLK0, CLK1 | Input | Pullup |
| 6 | PCLK | Input | Pulldown |
| 7 | nPCLK | Input | Pullup |
| 8 | PCLK_SEL | Input | Pulldown |
| 9 | DIV_SELA | Input | Pulldown |
| 10 | DIV_SELB | Input | Pulldown |
| 11 | DIV_SELC | Input | Pulldown |
| 12 | DIV_SELD | Input | Pulldown |
| 13, 15, 19, 23, 29, 30, 34, 38, 43, 47, 48, 52 | GND | Power | Power supply ground. |
| 14, 26, 27, 39, 40 | nc | Unused | No connect. |
| 16, 18, 20, 22, 24, 28 | QD0, QD1, QD2, QD3, QD4, QD5 | Output | Bank D outputs. LVC MOS / LV TTL interface levels. 7Ω typical output impedance. |
| 17, 21, 25 | V _{DDD} | Power | Positive supply pins for Bank D outputs. |
| 31, 33, 35, 37 | QC3, QC2, QC1, QC0 | Output | Bank C outputs. LVC MOS / LV TTL interface levels. 7Ω typical output impedance. |
| 32, 36 | V _{DDC} | Power | Positive supply pins for Bank C outputs. |
| 41, 45 | V _{DBB} | Power | Positive supply pins for Bank B outputs. |
| 42, 44, 46 | QB2, QB1, QB0 | Output | Bank B outputs. LVC MOS / LV TTL interface levels. 7Ω typical output impedance. |
| 49, 51 | QA1, QA0 | Output | Bank A outputs. LVC MOS / LV TTL interface levels. 7Ω typical output impedance. |
| 50 | V _{DDA} | Power | Positive supply pins for Bank A outputs. |

NOTE: *Pullup* and *Pulldown* refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.



Integrated
Circuit
Systems, Inc.

ICS87949I
LOW SKEW, $\div 1$, $\div 2$
CLOCK GENERATOR

TABLE 2. PIN CHARACTERISTICS

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
|----------------|---|-----------------|---------|---------|---------|-------|
| C_{IN} | Input Capacitance | | | | 4 | pF |
| R_{PULLUP} | Input Pullup Resistor | | | 51 | | KΩ |
| $R_{PULLDOWN}$ | Input Pulldown Resistor | | | 51 | | KΩ |
| C_{PD} | Power Dissipation Capacitance (per output); | | | 25 | | pF |
| R_{OUT} | Output Impedance | | | 7 | | Ω |

TABLE 3. FUNCTION TABLE

| Inputs | | | | | Outputs | | | |
|--------|----------|----------|----------|----------|----------|---------|---------|---------|
| MR/noE | DIV_SELA | DIV_SELB | DIV_SELC | DIV_SELD | QA0, QA1 | QB0:QB2 | QC0:QC3 | QD0:QD5 |
| 1 | X | X | X | X | Hi Z | Hi Z | Hi Z | Hi Z |
| 0 | 0 | X | X | X | fIN/1 | Active | Active | Active |
| 0 | 1 | X | X | X | fIN/2 | Active | Active | Active |
| 0 | X | 0 | X | X | Active | fIN/1 | Active | Active |
| 0 | X | 1 | X | X | Active | fIN/2 | Active | Active |
| 0 | X | X | 0 | X | Active | Active | fIN/1 | Active |
| 0 | X | X | 1 | X | Active | Active | fIN/2 | Active |
| 0 | X | X | X | 0 | Active | Active | Active | fIN/1 |
| 0 | X | X | X | 1 | Active | Active | Active | fIN/2 |



Integrated
Circuit
Systems, Inc.

ICS87949I
LOW SKEW, $\div 1$, $\div 2$
CLOCK GENERATOR

ABSOLUTE MAXIMUM RATINGS

| | |
|--|----------------------------|
| Supply Voltage, V_{DD} | 4.6V |
| Inputs, V_{DD} | -0.5V to $V_{DD} + 0.5$ V |
| Outputs, V_{DDx} | -0.5V to $V_{DDx} + 0.5$ V |
| Package Thermal Impedance, θ_{JA} | 42.3°C/W (0 lfpm) |
| Storage Temperature, T_{STG} | -65°C to 150°C |

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

TABLE 4A. POWER SUPPLY DC CHARACTERISTICS, $V_{DD} = V_{DDx} = 3.3V \pm 0.3V$, $T_A = -40^\circ C$ TO $85^\circ C$

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
|-----------|-------------------------------|-----------------|---------|---------|---------|-------|
| V_{DD} | Core Supply Voltage | | 3.0 | 3.3 | 3.6 | V |
| V_{DDx} | Output Supply Voltage; NOTE 1 | | 3.0 | 3.3 | 3.6 | V |
| I_{DD} | Power Supply Current | | | | 85 | mA |

NOTE 1: V_{DDx} denotes V_{DDA} , V_{DDB} , V_{DDC} , V_{DDD} .

TABLE 4B. DC CHARACTERISTICS, $V_{DD} = V_{DDx} = 3.3V \pm 0.3V$, $T_A = -40^\circ C$ TO $85^\circ C$

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
|-----------|--------------------------------------|------------------|-----------------|---------|-----------------|---------|
| V_{IH} | Input High Voltage | | 2 | | $V_{DD} + 0.3$ | V |
| V_{IL} | Input Low Voltage | | -0.3 | | 0.8 | V |
| V_{PP} | Peak-to-Peak Input Voltage | | 0.3 | | 1 | V |
| V_{CMR} | Common Mode Input Voltage; NOTE 1, 2 | | $V_{DD} - 2.0V$ | | $V_{DD} - 0.6V$ | V |
| I_{IN} | Input Current | | | | ± 120 | μA |
| V_{OH} | Output High Voltage | $I_{OH} = -20mA$ | 2.5 | | | V |
| V_{OL} | Output Low Voltage | $I_{OL} = 20mA$ | | | 0.4 | V |

NOTE 1: Common mode voltage is defined as V_{IH} .

NOTE 2: For single ended applications, the maximum input voltage for PCLK and nPCLK is $V_{DD} + 0.3V$.



Integrated
Circuit
Systems, Inc.

ICS87949I
LOW SKEW, $\div 1$, $\div 2$
CLOCK GENERATOR

TABLE 5. AC CHARACTERISTICS, $V_{DD} = V_{DDX} = 3.3V \pm 0.3V$, $T_A = -40^\circ C$ TO $85^\circ C$

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
|--------------------|---|---|---------|---------|---------|-------|
| f_{MAX} | Input Frequency | | 160 | | | MHz |
| t_{PLH} | Propagation Delay, Low to High; NOTE 1 | PCLK, nPCLK | 1.9 | | 9.0 | ns |
| | | CLK0, CLK1 | 1.7 | | 10.6 | ns |
| t_{PHL} | Propagation Delay, High to Low; NOTE 1 | PCLK, nPCLK | 1.8 | | 8.6 | ns |
| | | CLK0, CLK1 | 1.6 | | 10.5 | ns |
| $t_{SK(o)}$ | Output Skew; NOTE 2, 5 | Measured on rising edge at $V_{DDX}/2$ | | | 350 | ps |
| $t_{SK(pp)}$ | Part-to-Part Skew; NOTE 3, 5 | PCLK, nPCLK | | | 2.75 | ns |
| | | CLK0, CLK1 | | | 4 | ns |
| t_R | Output Rise Time; NOTE 4 | 0.8 to 2.0V | 0.1 | | 1.0 | ns |
| t_F | Output Fall Time; NOTE 4 | 0.8 to 2.0V | 0.1 | | 1.0 | ns |
| t_{PZL}, t_{PZH} | Output Enable Time; NOTE 4 | | | | 11 | ns |
| t_{PLZ}, t_{PHZ} | Output Disable Time; NOTE 4 | | | | 11 | ns |

NOTE 1: Measured from the $V_{DD}/2$ or crosspoint of the input to $V_{DDX}/2$ of the output.


NOTE 2: Defined as skew across banks of outputs at the same supply voltages and with equal load conditions.

Measured at $V_{DDX}/2$.

NOTE 3: Defined as skew between outputs on different devices operating at the same supply voltages and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at $V_{DDX}/2$.

NOTE 4: These parameters are guaranteed by characterization. Not tested in production.


NOTE 5: This parameter is defined in accordance with JEDEC Standard 65.




Integrated
Circuit
Systems, Inc.

ICS87949I
LOW SKEW, $\div 1$, $\div 2$
CLOCK GENERATOR


PARAMETER MEASUREMENT INFORMATION




3.3V OUTPUT LOAD AC TEST CIRCUIT




DIFFERENTIAL INPUT LEVEL




OUTPUT SKEW




PART-TO-PART SKEW



OUTPUT RISE/FALL TIME



odc & t_{PERIOD}



PROPAGATION DELAY



Integrated
Circuit
Systems, Inc.

ICS87949I
LOW SKEW, $\div 1$, $\div 2$
CLOCK GENERATOR


RELIABILITY INFORMATION

TABLE 6. θ_{JA} vs. AIR FLOW TABLE

| θ_{JA} by Velocity (Linear Feet per Minute) | | | |
|---|----------|------------|------------|
| | 0 | 200 | 500 |
| Single-Layer PCB, JEDEC Standard Test Boards | 58.0°C/W | 47.1°C/W | 42.0°C/W |
| Multi-Layer PCB, JEDEC Standard Test Boards | 42.3°C/W | 36.4°C/W | 34.0°C/W |
| NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs. | | | |

TRANSISTOR COUNT

The transistor count for ICS87949I is: 1545



Integrated
Circuit
Systems, Inc.

ICS87949I
LOW SKEW, $\div 1$, $\div 2$
CLOCK GENERATOR

PACKAGE OUTLINE - Y SUFFIX





TABLE 7. PACKAGE DIMENSIONS

| SYMBOL | JEDEC VARIATION ALL DIMENSIONS IN MILLIMETERS | | |
|--------|--|---------|---------|
| | BCC | | |
| | MINIMUM | NOMINAL | MAXIMUM |
| N | 52 | | |
| A | -- | -- | 1.60 |
| A1 | 0.05 | -- | 0.15 |
| A2 | 1.35 | 1.40 | 1.45 |
| b | 0.22 | 0.32 | 0.38 |
| b1 | 0.22 | 0.30 | 0.33 |
| D | 12.00 BASIC | | |
| D1 | 10.00 BASIC | | |
| E | 12.00 BASIC | | |
| E1 | 10.00 BASIC | | |
| e | 0.65 BASIC | | |
| ccc | 0.45 | -- | 0.10 |
| ddd | -- | -- | 0.13 |

Reference Document: JEDEC Publication 95, MS-026




Integrated
Circuit
Systems, Inc.

ICS87949I
LOW SKEW, $\div 1$, $\div 2$
CLOCK GENERATOR

TABLE 8. ORDERING INFORMATION

| Part/Order Number | Marking | Package | Count | Temperature |
|-------------------|-------------|-------------------------------|--------------|---------------|
| ICS87949AYI | ICS87949AYI | 52 Lead LQFP | 160 per tray | -40°C to 85°C |
| ICS87949AYIT | ICS87949AYI | 52 Lead LQFP on Tape and Reel | 500 | -40°C to 85°C |

While the information presented herein has been checked for both accuracy and reliability, Integrated Circuit Systems, Incorporated (ICS) assumes no responsibility for either its use or for infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial and industrial applications. Any other applications such as those requiring high reliability, or other extraordinary environmental requirements are not recommended without additional processing by ICS. ICS reserves the right to change any circuitry or specifications without notice. ICS does not authorize or warrant any ICS product for use in life support devices or critical medical instruments.



Integrated
Circuit
Systems, Inc.

ICS87949I
LOW SKEW, $\div 1$, $\div 2$
CLOCK GENERATOR

REVISION HISTORY SHEET

| Rev | Table | Page | Description of Change | Date |
|-----|-------|------|--|----------|
| A | T1 | 1 | In Features section revised bullet to read "Maximum output frequency..." instead of "Maximum input frequency...". | 08/14/02 |
| | | 2 | In Pin Description Table revised MR/nOE description. | |
| | | 7 | Revised Output Rise & Fall Time Diagram. | |
| A | T5 | 5 | AC Characteristics table - corrected Output Enable/Disable Time symbols. | 10/18/02 |
| B | T4B | 4 | DC Characteristics table - changed V_{CMR} from GND + 1.5V min./ V_{DD} max. to V_{DD} - 2.0V min./ V_{DD} - 0.6V max. | 10/22/02 |
| | | 5 | AC Characteristics table - changed (PCLK, nPCLK) t_{PLH} from 4.7ns max. to 9.0ns max., deleted typical value. (CLK0, CLK1) t_{PLH} from 5.7ns max. to 10.6ns max., deleted typical value. (PCLK, nPCLK) t_{PHL} from 4.6ns max. to 8.6ns max., deleted typical value. (CLK0, CLK1) t_{PHL} from 5.6ns max. to 10.5ns max., deleted typical value. | |
| B | | 8 | Modified Package Outline to correspond with the Package Dimensions table. | 11/21/02 |