

## ICS873033

HIGH SPEED, ÷4 DIFFERENTIAL-TO-3.3V, 5V LVPECL/ECL CLOCK GENERATOR

#### GENERAL DESCRIPTION




The ICS873033 is a high speed, high performance Differential-to-3.3V, 5V LVPECL/ECL Clock Generator and a member of the HiPerClockS™ family of High Performance Clock Solutions from ICS. The ICS873033

is characterized to operate from either a 3.3V or a 5V power supply.


#### **F**EATURES

- 1 differential 3.3V, 5V LVPECL / ECL output
- 1 differential PCLK, nPCLK input pair
- PCLK, nPCLK pair can accept the following differential input levels: LVPECL, LVDS, CML, SSTL
- Input frequency: 4GHz (typical)
- Translates any single ended input signal to 3.3V LVPECL levels with resistor bias on nPCLK input
- LVPECL mode operating voltage supply range:  $V_{\rm CC} = 3.0 {\rm V}$  to 5.5V,  $V_{\rm EE} = 0 {\rm V}$
- ECL mode operating voltage supply range:  $V_{CC} = 0V$ ,  $V_{FF} = -5.5V$  to -3.0V
- -40°C to 85°C ambient operating temperature

## **BLOCK DIAGRAM**



#### PIN ASSIGNMENT



## ICS873033

8-Lead SOIC
3.90mm x 4.90mm x 1.37mm package body
M Package
Top View

#### ICS873033

8-Lead TSSOP, 118 mil 3mm x 3mm x 0.95mm package body G Package Top View

The Preliminary Information presented herein represents a product in prototyping or pre-production. The noted characteristics are based on initial product characterization. Integrated Circuit Systems, Incorporated (ICS) reserves the right to change any circuitry or specifications without notice.

# ICS873033

HIGH SPEED, ÷4 DIFFERENTIAL-TO-3.3V, 5V LVPECL/ECL CLOCK GENERATOR

TABLE 1. PIN DESCRIPTIONS

Number	Name	Туре		Description
1	RESET	Input	Pulldown	Reset pin. Single-ended 100h LVPECL interface levels.
2	PCLK	Input	Pulldown	Clock input. Default LOW when left floating. LVPECL interface levels.
3	nPCLK	Input	Pulldown	Clock input. LVPECL interface levels.
4	$V_{_{\mathrm{BB}}}$	Output		Bias voltage.
5	V <sub>EE</sub>	Power		Negative supply pin.
6, 7	nQ, Q	Output		Differential output pair. LVPECL interface levels.
8	V <sub>cc</sub>	Power		Positive supply pin.

NOTE: Pulldown refers to internal input resistors. See Table 2, Pin Characteristics, for typical values.

Table 2. Pin Characteristics

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
R <sub>PULLDOWN</sub>	Input Pulldown Resistor			75		kΩ

TABLE 3. TRUTH TABLE

	Inputs	Outputs			
PCLK	nPCLK	RESET	Q	nQ	
Х	Х	Z	L	Н	
Z	nΖ	L	F	F	

Z = LOW to HIGH transistion nZ = HIGH to LOW transistion F = Divide by 4 Function




FIGURE 1. TIMING DIAGRAM



## ICS873033

# HIGH SPEED, ÷4 DIFFERENTIAL-TO-3.3V, 5V LVPECL/ECL CLOCK GENERATOR

#### **ABSOLUTE MAXIMUM RATINGS**

 $\begin{aligned} & \text{Supply Voltage, V}_{\text{CC}} & \text{6V (LVPECL mode, V}_{\text{EE}} = 0) \\ & \text{Negative Supply Voltage, V}_{\text{EE}} & \text{-6V (ECL mode, V}_{\text{CC}} = 0) \\ & \text{Inputs, V}_{\text{I}} \text{(LVPECL mode)} & \text{-0.5V to V}_{\text{CC}} + 0.5V \\ & \text{Inputs, V}_{\text{I}} \text{(ECL mode)} & \text{0.5V to V}_{\text{FF}} - 0.5V \end{aligned}$ 

Outputs, Io

Storage Temperature,  $T_{STG}$  -65°C to 150°C Package Thermal Impedance,  $\theta_{JA}$  112.7°C/W (0 Ifpm)

(Junction-to-Ambient) for 8 Lead SOIC

Package Thermal Impedance,  $\theta_{JA}$  101.7°C/W (0 m/s)

(Junction-to-Ambient) for 8 Lead TSSOP

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 4A. Power Supply DC Characteristics,  $V_{\rm CC} = 3.0 V$  to 5.5 V;  $V_{\rm EE} = 0 V$ 

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>cc</sub>	Positive Supply Voltage		3.0	3.3	5.5	V
I <sub>EE</sub>	Power Supply Current			24		mA

Table 4B. LVPECL DC Characteristics,  $V_{CC} = 3.3V$ ;  $V_{FF} = 0V$ 

Cumbal	Symbol Dayamatay			-40°C			25°C			85°C		I I mita
Symbol	Parameter		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Units
V <sub>OH</sub>	Output High V	oltage; NOTE 1	2.175	2.275	2.38	2.225	2.295	2.37	2.295	2.33	2.365	V
V <sub>OL</sub>	Output Low Vo	oltage; NOTE 1	1.405	1.545	1.68	1.425	1.52	1.615	1.44	1.535	1.63	V
V <sub>IH</sub>	Input High Vol	tage(Single-Ended)	2.075		2.36	2.075		2.36	2.075		2.36	V
V <sub>IL</sub>	Input Low Volt	age(Single-Ended)	1.43		1.765	1.43		1.765	1.43		1.765	V
V <sub>BB</sub>	Output Voltage	e Reference	1.86		1.98	1.86		1.98	1.86		1.98	V
V <sub>PP</sub>	Peak-to-Peak	Input Voltage	150	800	1200	150	800	1200	150	800	1200	mV
V <sub>CMR</sub>	Input High Vol Common Mod	tage le Range; NOTE 2, 3	1.2		3.3	1.2		3.3	1.2		3.3	V
I <sub>IH</sub>	Input High Current	PCLK, nPCLK			150			150			150	μA
I <sub>IL</sub>	Input Low Current	PCLK, nPCLK	-10			-10			-10			μΑ

Input and output parameters vary 1:1 with  $V_{\rm CC}$ :  $V_{\rm EE}$  can vary +0.925V to -0.5V.

NOTE 1: Outputs terminated with  $50\Omega$  to  $V_{cc}$  - 2V.

NOTE 2: Common mode voltage is defined as V<sub>III</sub>.

NOTE 3: For single-ended applications, the maximum input voltage for PCLK, nPCLK is  $V_{CC}$  + 0.3V.



## ICS873033

HIGH SPEED, ÷4 DIFFERENTIAL-TO-3.3V, 5V LVPECL/ECL CLOCK GENERATOR

Table 4C. LVPECL DC Characteristics,  $V_{CC} = 5V$ ;  $V_{EE} = 0V$ 

0	D	Davie waster		-40°C			25°C			85°C		Units
Symbol	Parameter		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Units
V <sub>OH</sub>	Output High V	oltage; NOTE 1	3.875	3.975	4.08	3.925	3.995	4.07	3.995	4.03	4.065	٧
V <sub>OL</sub>	Output Low Vo	oltage; NOTE 1	3.105	3.245	3.38	3.125	3.22	3.315	3.14	3.235	3.33	V
V <sub>IH</sub>	Input High Vol	tage(Single-Ended)	3.775		4.06	3.775		4.06	3.775		4.06	V
V <sub>IL</sub>	Input Low Volt	age(Single-Ended)	3.13		3.465	3.13		3.465	3.13		3.465	V
V <sub>BB</sub>	Output Voltage	e Reference	3.56		3.68	3.56		3.68	3.56		3.68	V
V <sub>PP</sub>	Peak-to-Peak	Input Voltage	150	800	1200	150	800	1200	150	800	1200	mV
V <sub>CMR</sub>	Input High Vol Common Mod	tage le Range; NOTE 2, 3	1.2		5	1.2		5	1.2		5	V
I <sub>IH</sub>	Input High Current	PCLK, nPCLK			150			150			150	μA
I <sub>IL</sub>	Input Low Current	PCLK, nPCLK	-10			-10			-10			μA

Input and output parameters vary 1:1 with  $V_{\rm CC}$ ,  $V_{\rm EE}$  can vary +0.925V to -0.5V. NOTE 1: Outputs terminated with 50 $\Omega$  to  $V_{\rm CC}$  - 2V. NOTE 2: Common mode voltage is defined as  $V_{\rm H}$ .

NOTE 3: For single-ended applications, the maximum input voltage for PCLK, nPCLK is V<sub>cc</sub> + 0.3V.

Table 4D. ECL DC Characteristics,  $V_{CC} = 0V$ ;  $V_{FF} = -5.5V$  to -3.0V

0 1 1 5			-40°C				25°C			85°C		
Symbol	Parameter	Parameter		Тур	Max	Min	Тур	Max	Min	Тур	Max	Units
V <sub>OH</sub>	Output High V	oltage; NOTE 1	-1.125	-1.025	-0.92	-1.075	-1.005	-0.93	-1.005	-0.97	-0.935	٧
V <sub>OL</sub>	Output Low Vo	oltage; NOTE 1	-1.895	-1.755	-1.62	-1.875	-1.78	-1.685	-1.86	-1.765	-1.67	٧
V <sub>IH</sub>	Input High Vol	tage(Single-Ended)	-1.225		-0.94	-1.225		-0.94	-1.225		-0.94	٧
V <sub>IL</sub>	Input Low Volt	age(Single-Ended)	-1.87		-1.535	-1.87		-1.535	-1.87		-1.535	٧
V <sub>BB</sub>	Output Voltage	e Reference	-1.44		-1.32	-1.44		-1.32	-1.44		-1.32	٧
V <sub>PP</sub>	Peak-to-Peak	Input Voltage	150	800	1200	150	800	1200	150	800	1200	mV
V <sub>CMR</sub>	Input High Vol Common Mod	tage le Range; NOTE 2, 3	V <sub>EE</sub> +1.2V		0	V <sub>EE</sub> +1.2V		0	V <sub>EE</sub> +1.2V		0	V
I <sub>IH</sub>	Input High Current	PCLK, nPCLK			150			150			150	μΑ
I <sub>IL</sub>	Input Low Current	PCLK, nPCLK	-10			-10			-10			μΑ

Input and output parameters vary 1:1 with V $_{\rm CC}$ . V $_{\rm EE}$  can vary +0.925V to -0.5V. NOTE 1: Outputs terminated with  $50\Omega$  to V $_{\rm CC}$  - 2V. NOTE 2: Common mode voltage is defined as  $V_{\rm in}$ .

NOTE 3: For single-ended applications, the maximum input voltage for PCLK, nPCLK is  $V_{CC} + 0.3V$ .



# ICS873033

HIGH SPEED, ÷4 DIFFERENTIAL-TO-3.3V, 5V LVPECL/ECL CLOCK GENERATOR

**Table 5. AC Characteristics,**  $V_{\text{CC}} = 0V; V_{\text{EE}} = -5.5V \text{ to } -3.0V \text{ or } V_{\text{CC}} = 3.0V \text{ to } 5.5V; V_{\text{EE}} = 0V$ 

Symbol Dovometov		-40°C		25°C			85°C			Units		
Symbol	Symbol Parameter		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Units
f <sub>MAX</sub>	Input Frequency			TBD			4			TBD		GHz
$t_{\scriptscriptstyle{ extsf{PD}}}$	Propagation Delay; NOTE 1			TBD			420			TBD		ps
t <sub>RR</sub>	Set/Reset Recovery			TBD			175			TBD		ps
$t_R/t_F$	Output Rise/Fall Time	20% to 80%		TBD			155			TBD		ps
t <sub>PW</sub>	Pulse Width	RESET		TBD			500			TBD		ps

All parameters are measured at  $f \le 1.7 GHz$ , unless otherwise noted.


NOTE 1: Measured from the differential input crossing point to the differential output crossing point.




# ICS873033

HIGH SPEED, ÷4 DIFFERENTIAL-TO-3.3V, 5V LVPECL/ECL CLOCK GENERATOR


## PARAMETER MEASUREMENT INFORMATION






#### OUTPUT LOAD AC TEST CIRCUIT


#### DIFFERENTIAL INPUT LEVEL





#### PROPAGATION DELAY

#### OUTPUT DUTY CYCLE/PULSE WIDTH/PERIOD



#### OUTPUT RISE/FALL TIME


HIGH SPEED, ÷4 DIFFERENTIAL-TO-3.3V, 5V LVPECL/ECL CLOCK GENERATOR

#### **APPLICATION INFORMATION**

#### WIRING THE DIFFERENTIAL INPUT TO ACCEPT SINGLE ENDED LEVELS

Figure 2 shows how the differential input can be wired to accept single ended levels. The reference voltage  $V_REF = V_{cc}/2$  is generated by the bias resistors R1, R2 and C1. This bias circuit should be located as close as possible to the input pin. The ratio

of R1 and R2 might need to be adjusted to position the V\_REF in the center of the input voltage swing. For example, if the input clock swing is only 2.5V and  $V_{\rm cc}$  = 3.3V, V\_REF should be 1.25V and R2/R1 = 0.609.



#### TERMINATION FOR 3.3V LVPECL OUTPUTS

The clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts mentioned are recommended only as guidelines.

FOUT and nFOUT are low impedance follower outputs that generate ECL/LVPECL compatible outputs. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are designed to drive

 $50\Omega$  transmission lines. Matched impedance techniques should be used to maximize operating frequency and minimize signal distortion. *Figures 3A and 3B* show two different layouts which are recommended only as guidelines. Other suitable clock layouts may exist and it would be recommended that the board designers simulate to guarantee compatibility across all printed circuit and clock component process variations.




FIGURE 3A. LVPECL OUTPUT TERMINATION




FIGURE 3B. LVPECL OUTPUT TERMINATION

## ICS873033

# HIGH SPEED, ÷4 DIFFERENTIAL-TO-3.3V, 5V LVPECL/ECL CLOCK GENERATOR

#### LVPECL CLOCK INPUT INTERFACE

The PCLK /nPCLK accepts LVPECL, CML, SSTL and other differential signals. Both  $\rm V_{SWING}$  and  $\rm V_{OH}$  must meet the  $\rm V_{PP}$  and  $\rm V_{CMR}$  input requirements. Figures 5A to 5F show interface examples for the HiPerClockS PCLK/nPCLK input driven by the most common driver types. The input interfaces suggested

here are examples only. If the driver is from another vendor, use their termination recommendation. Please consult with the vendor of the driver component to confirm the driver termination requirements.




FIGURE 4A. HIPERCLOCKS PCLK/nPCLK INPUT DRIVEN BY AN OPEN COLLECTOR CML DRIVER




FIGURE 4B. HIPERCLOCKS PCLK/nPCLK INPUT DRIVEN
BY A BUILT-IN PULLUP CML DRIVER




FIGURE 4C. HIPERCLOCKS PCLK/nPCLK INPUT DRIVEN
BY A 3.3V LVPECL DRIVER




FIGURE 4D. HIPERCLOCKS PCLK/nPCLK INPUT DRIVEN
BY A 3.3V LVPECL DRIVER WITH AC COUPLE




FIGURE 4E. HIPERCLOCKS PCLK/nPCLK INPUT DRIVEN BY AN SSTL DRIVER




FIGURE 4F. HIPERCLOCKS PCLK/nPCLK INPUT DRIVEN BY A 3.3V LVDS DRIVER

ICS873033

Integrated Circuit Systems, Inc.

HIGH SPEED, ÷4 DIFFERENTIAL-TO-3.3V, 5V LVPECL/ECL CLOCK GENERATOR

## **POWER CONSIDERATIONS**

This section provides information on power dissipation and junction temperature for the ICS873033. Equations and example calculations are also provided.

#### 1. Power Dissipation.

The total power dissipation for the ICS873033 is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for  $V_{cc} = 5.5V$ , which gives worst case results.

NOTE: Please refer to Section 3 for details on calculating power dissipated in the load.

- Power (core)<sub>MAX</sub> = V<sub>CC MAX</sub> \* I<sub>EE MAX</sub> = 5.5V \* 24mA = 132mW
- Power (outputs)<sub>MAX</sub> = 30.94mW/Loaded Output pair

Total Power <sub>MAX</sub> (5.5V, with all outputs switching) = 132mW + 30.94mW = 162.94mW

#### 2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature for HiPerClockS $^{TM}$  devices is 125°C.

The equation for Tj is as follows:  $Tj = \theta_{JA} * Pd\_total + T_A$ 

Tj = Junction Temperature

 $\theta_{1\Delta}$  = Junction-to-Ambient Thermal Resistance

Pd\_total = Total Device Power Dissipation (example calculation is in section 1 above)

 $T_A = Ambient Temperature$ 

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance  $\theta_{JA}$  must be used. Assuming a moderate air flow of 200 linear feet per minute and a multi-layer board, the appropriate value is 103.3°C/W per Table 6A below.

Therefore, Tj for an ambient temperature of 85°C with all outputs switching is:

 $85^{\circ}\text{C} + 0.163\text{W} * 103.3^{\circ}\text{C/W} = 101.8^{\circ}\text{C}$ . This is well below the limit of  $125^{\circ}\text{C}$ .

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow, and the type of board (single layer or multi-layer).

#### Table 6A. Thermal Resistance $\theta_{\text{JA}}$ for 8-pin SOIC, Forced Convection

θ <sub>JA</sub> by Velocity (Linear Feet per Minute)										
	0	200	500							
Single-Layer PCB, JEDEC Standard Test Boards	153.3°C/W	128.5°C/W	115.5°C/W							
Multi-Layer PCB, JEDEC Standard Test Boards	112.7°C/W	103.3°C/W	97.1°C/W							

NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.

#### Table 6B. Thermal Resistance $\theta_{\text{JA}}$ for 8-pin TSSOP, Forced Convection

θ <sub>JA</sub> by Velocity	(Meters per Sec	ond)		
	0	1	2	
Multi-Layer PCB, JEDEC Standard Test Boards	101.7°C/W	90.5°C/W	89.8°C/W	




HIGH SPEED, ÷4 DIFFERENTIAL-TO-3.3V, 5V LVPECL/ECL CLOCK GENERATOR

#### 3. Calculations and Equations.

The purpose of this section is to derive the power dissipated into the load.

LVPECL output driver circuit and termination are shown in Figure 5.



To calculate worst case power dissipation into the load, use the following equations which assume a  $50\Omega$  load, and a termination voltage of  $V_{CC}$  - 2V.

• For logic high, 
$$V_{OUT} = V_{OH\_MAX} = V_{CC\_MAX} - 0.935V$$

$$(V_{CC\_MAX} - V_{OH\_MAX}) = 0.935V$$

• For logic low, 
$$V_{OUT} = V_{OL\_MAX} = V_{CC\_MAX} - 1.67V$$

$$(V_{CC\_MAX} - V_{OL\_MAX}) = 1.67V$$

Pd\_H is power dissipation when the output drives high.

Pd\_L is the power dissipation when the output drives low.

$$Pd\_H = [(V_{OH\_MAX} - (V_{CC\_MAX} - 2V))/R_{L}] * (V_{CC\_MAX} - V_{OH\_MAX}) = [(2V - (V_{CC\_MAX} - V_{OH\_MAX}))/R_{L}] * (V_{CC\_MAX} - V_{OH\_MAX}) = [(2V - 0.935V)/50\Omega] * 0.935V = \textbf{19.92mW}$$

$$Pd\_L = [(V_{\text{OL\_MAX}} - (V_{\text{CC\_MAX}} - 2V))/R_{\text{L}}] * (V_{\text{CC\_MAX}} - V_{\text{OL\_MAX}}) = [(2V - (V_{\text{CC\_MAX}} - V_{\text{OL\_MAX}}))/R_{\text{L}}] * (V_{\text{CC\_MAX}} - V_{\text{OL\_MAX}}) = [(2V - 1.67V)/50\Omega] * 1.67V = 11.02mW$$

Total Power Dissipation per output pair = Pd\_H + Pd\_L = 30.94mW



ICS873033

HIGH SPEED, ÷4 DIFFERENTIAL-TO-3.3V, 5V LVPECL/ECL CLOCK GENERATOR

## **RELIABILITY INFORMATION**

#### Table 7A. $\theta_{\text{JA}}$ vs. Air Flow Table for 8 Lead SOIC

#### $\theta_{IA}$ by Velocity (Linear Feet per Minute)

 0
 200
 500

 153.3°C/W
 128.5°C/W
 115.5°C/W

 112.7°C/W
 103.3°C/W
 97.1°C/W

**NOTE:** Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.

#### Table 7B. $\theta_{\text{JA}} \text{vs. Air Flow Table for 8 Lead TSSOP}$

Single-Layer PCB, JEDEC Standard Test Boards

Multi-Layer PCB, JEDEC Standard Test Boards

$\theta_{JA}$ by Velocity (Meters per Second)	

Multi-Layer PCB, JEDEC Standard Test Boards 101.7°C/W 90.5°C/W 89.8°C/W

#### TRANSISTOR COUNT

The transistor count for ICS873033 is: 165

Pin compatible with MC100EP33

# ICS873033

HIGH SPEED, ÷4 DIFFERENTIAL-TO-3.3V, 5V LVPECL/ECL CLOCK GENERATOR

#### PACKAGE OUTLINE - M SUFFIX FOR 8 LEAD SOIC




TABLE 8A. PACKAGE DIMENSIONS

SYMBOL	Millin	neters		
STWBOL	MINIMUN	MAXIMUM		
N	1	3		
A	1.35	1.75		
A1	0.10	0.25		
В	0.33	0.51		
С	0.19	0.25		
D	4.80	5.00		
E	3.80	4.00		
е	1.27 [	BASIC		
Н	5.80	6.20		
h	0.25	0.50		
L	0.40	1.27		
α	0°	8°		

Reference Document: JEDEC Publication 95, MS-012



HIGH SPEED, ÷4 DIFFERENTIAL-TO-3.3V, 5V LVPECL/ECL CLOCK GENERATOR

PACKAGE OUTLINE - G SUFFIX FOR 8 LEAD TSSOP




TABLE 8B. PACKAGE DIMENSIONS

SYMBOL	Millimeters		
	Minimum	Maximum	
N	8		
A		1.10	
A1	0	0.15	
A2	0.79	0.97	
b	0.22	0.38	
С	0.08	0.23	
D	3.00 BASIC		
E	4.90 BASIC		
E1	3.00 BASIC		
е	0.65 BASIC		
e1	1.95 BASIC		
L	0.40	0.80	
α	0°	8°	
aaa		0.10	

Reference Document: JEDEC Publication 95, MO-187



# ICS873033

HIGH SPEED, ÷4 DIFFERENTIAL-TO-3.3V, 5V LVPECL/ECL CLOCK GENERATOR

#### **TABLE 9. ORDERING INFORMATION**

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
ICS873033AM	873033AM	8 lead SOIC	tube	-40°C to 85°C
ICS873033AMT	873033AM	8 lead SOIC	2500 tape & reel	-40°C to 85°C
ICS873033AG	TBD	8 lead TSSOP	tube	-40°C to 85°C
ICS873033AGT	TBD	8 lead TSSOP	2500 tape & reel	-40°C to 85°C

The aforementioned trademark, HiPerClockS $^{TM}$  is a trademark of Integrated Circuit Systems, Inc. or its subsidiaries in the United States and/or other countries.

While the information presented herein has been checked for both accuracy and reliability, Integrated Circuit Systems, Incorporated (ICS) assumes no responsibility for either its use or for infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial and industrial applications. Any other applications such as those requiring high reliability or other extraordinary environmental requirements are not recommended without additional processing by ICS. ICS reserves the right to change any circuitry or specifications without notice. ICS does not authorize or warrant any ICS product for use in life support devices or critical medical instruments.