Low Skew, 1-TO-2

## DIFFERENTIAL-TO-LVCMOS/LVTTL FANOUT BUFFER

#### GENERAL DESCRIPTION




The ICS83026I is a low skew, 1-to-2 Differential-to-LVCMOS/LVTTL Fanout Buffer and a member of the HiPerClockS™family of High Performance Clock Solutions from ICS.The differential input can accept most differential sig-

nal types (LVDS, LVHSTL, LVPECL, SSTL, and HCSL) and translate to two single-ended LVCMOS/LVTTL outputs with a maximum output skew of 20ps. The small 8-lead SOIC footprint makes this device ideal for use in applications with limited board space.


#### **F**EATURES

- 2 LVCMOS / LVTTL outputs
- Differential CLK, nCLK input pair
- CLK, nCLK pair can accept the following differential input levels: LVPECL, LVDS, LVHSTL, SSTL, HCSL
- Output frequency: 350MHz (typical)
- Output skew: 20ps (maximum)
- Part-to-part skew: 600ps (maximum)
- Small 8 lead SOIC package saves board space
- 3.3V operating supply
- -40°C to 85°C ambient operating temperature
- Lead-Free package available
- Pin-to-pin compatible with MC100EPT26

## **BLOCK DIAGRAM**



## PIN ASSIGNMENT



ICS83026I 8-Lead SOIC

3.8mm x 4.8mm, x 1.47mm package body **M Package** Top View

Low Skew, 1-to-2 DIFFERENTIAL-TO-LVCMOS/LVTTL FANOUT BUFFER

#### TABLE 1. PIN DESCRIPTIONS

Number	Name	Туре		Description
1, 4	nc	Unused		No connect.
2	CLK	Input	Pulldown	Non-inverting differential clock input.
3	nCLK	Input	Pullup	Inverting differential clock input.
5	GND	Power		Power supply ground.
6	Q1	Output		Single clock output. LVCMOS / LVTTL interface levels.
7	Q0	Output		Single clock output. LVCMOS / LVTTL interface levels.
8	V <sub>DD</sub>	Power		Positive supply pin.

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

#### TABLE 2. PIN CHARACTERISTICS

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C <sub>IN</sub>	Input Capacitance			4		pF
C <sub>PD</sub>	Power Dissipation Capacitance (per output)	V <sub>DD</sub> = 3.6V		23		pF
R <sub>PULLUP</sub>	Input Pullup Resistor			51		ΚΩ
R <sub>PULLDOWN</sub>	Input Pulldown Resistor			51		ΚΩ
R <sub>OUT</sub>	Output Impedance		5	7	12	Ω



# Low Skew, 1-to-2 DIFFERENTIAL-TO-LVCMOS/LVTTL FANOUT BUFFER

#### ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V<sub>DD</sub> 4.6V

Inputs,  $V_{l}$  -0.5V to  $V_{DD}$  + 0.5 V

Outputs,  $V_{OD}$  -0.5V to  $V_{DD}$  + 0.5V

Package Thermal Impedance, θ<sub>14</sub> 112.7°C/W (0 Ifpm)

Storage Temperature, T<sub>STG</sub> -65°C to 150°C

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 3A. Power Supply DC Characteristics,  $V_{DD} = 3.3V \pm 0.3V$ ,  $T_A = -40^{\circ}C$  to  $85^{\circ}C$ 

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>DD</sub>	Power Supply Voltage		3.0	3.3	3.6	V
I <sub>DD</sub>	Power Supply Current				35	mA

Table 3B. LVCMOS / LVTTL DC Characteristics,  $V_{DD} = 3.3V \pm 0.3V$ , Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>OH</sub>	Output High Voltage; NOTE 1		2.6			V
V <sub>OL</sub>	Output Low Voltage; NOTE 1				0.5	V

NOTE 1: Outputs terminated with  $50\Omega$  to  $V_{pp}/2$ . See Parameter Measurement Information, 3.3V Output Load Test Circuit.

Table 3C. Differential DC Characteristics,  $V_{DD} = 3.3V \pm 0.3V$ ,  $T_A = -40^{\circ}C$  to  $85^{\circ}C$ 

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
	Input High Current	nCLK	$V_{IN} = V_{DD} = 3.6V$			5	μΑ
I <sub>IH</sub>	Input High Current	CLK	$V_{IN} = V_{DD} = 3.6V$			150	μΑ
,	Input Low Current	nCLK	$V_{_{IN}} = 0V, V_{_{DD}} = 3.6V$	-150			μΑ
I <sub>IL</sub>		CLK	$V_{IN} = 0V$ , $V_{DD} = 3.6V$	-5			μΑ
V <sub>PP</sub>	Peak-to-Peak Input Voltage			0.15		1.3	V
V <sub>CMR</sub>	Common Mode Input Voltage; NOTE 1, 2			GND + 0.5		V <sub>DD</sub> - 0.85	V

NOTE 1: For single ended applications, the maximum input voltage for CLK, nCLK is  $V_{DD}$  + 0.3V.

NOTE 2: Common mode voltage is defined as  $V_{H}$ .

# Low Skew, 1-to-2 DIFFERENTIAL-TO-LVCMOS/LVTTL FANOUT BUFFER

Table 4. AC Characteristics,  $V_{DD} = 3.3V \pm 0.3V$ , Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f <sub>MAX</sub>	Output Frequency			350		MHz
t <sub>PD</sub>	Propagation Delay, NOTE 1	<i>f</i> ≤ 350MHz	1.7	2.1	2.5	ns
tsk(o)	Output Skew; NOTE 2, 4			5	20	ps
tsk(pp)	Part-to-Part Skew; NOTE 3, 4				600	ps
t <sub>R</sub> / t <sub>F</sub>	Output Rise/Fall Time	0.8V to 2V	150	300	450	ps
odc	Output Duty Cycle		40	50	60	%

All parameters measured at  $f_{MAX}$  unless noted otherwise. See Parameter Measurement Information. NOTE 1: Measured from the differential input crossing point to the output at  $V_{DD}/2$ . NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions.


Measured at V<sub>DD</sub>/2.


NOTE 3: Defined as skew between outputs on different devices operating at the same supply voltages and with equal load conditions. Using the same type of inputs on each device, the outputs are measured

NOTE 4: This parameter is defined in accordance with JEDEC Standard 65.




## PARAMETER MEASUREMENT INFORMATION







#### 3.3VCore/3.3V OUTPUT LOAD AC TEST CIRCUIT




#### DIFFERENTIAL INPUT LEVEL




#### **OUTPUT SKEW**



#### PART-TO-PART SKEW



#### PROPAGATION DELAY



#### **OUTPUT RISE/FALL TIME**

OUTPUT DUTY CYCLE/PULSE WIDTH/PERIOD




### **APPLICATION INFORMATION**

#### WIRING THE DIFFERENTIAL INPUT TO ACCEPT SINGLE ENDED LEVELS

Figure 1 shows how the differential input can be wired to accept single ended levels. The reference voltage  $V_REF = V_{DD}/2$  is generated by the bias resistors R1, R2 and C1. This bias circuit should be located as close as possible to the input pin. The ratio

of R1 and R2 might need to be adjusted to position the V\_REF in the center of the input voltage swing. For example, if the input clock swing is only 2.5V and  $V_{\rm DD}$  = 3.3V, V\_REF should be 1.25V and R2/R1 = 0.609.



#### DIFFERENTIAL CLOCK INPUT INTERFACE

The CLK /nCLK accepts LVDS, LVPECL, LVHSTL, SSTL, HCSL and other differential signals. Both  $V_{\text{SWING}}$  and  $V_{\text{OH}}$  must meet the  $V_{\text{PP}}$  and  $V_{\text{CMR}}$  input requirements. Figures 2A to 2E show interface examples for the HiPerClockS CLK/nCLK input driven by the most common driver types. The input interfaces suggested

here are examples only. Please consult with the vendor of the driver component to confirm the driver termination requirements. For example in *Figure 2A*, the input termination applies for ICS HiPerClockS LVHSTL drivers. If you are using an LVHSTL driver from another vendor, use their termination recommendation.




FIGURE 2A. HIPERCLOCKS CLK/nCLK INPUT DRIVEN BY ICS HIPERCLOCKS LVHSTL DRIVER




FIGURE 2B. HIPERCLOCKS CLK/nCLK INPUT DRIVEN BY 3.3V LVPECL DRIVER




FIGURE 2C. HIPERCLOCKS CLK/nCLK INPUT DRIVEN BY 3.3V LVPECL DRIVER




FIGURE 2D. HIPERCLOCKS CLK/nCLK INPUT DRIVEN BY 3.3V LVDS DRIVER




FIGURE 2E. HIPERCLOCKS CLK/nCLK INPUT DRIVEN BY 3.3V LVPECL DRIVER WITH AC COUPLE



## RELIABILITY INFORMATION

### Table 5. $\theta_{\text{JA}} \text{vs. Air Flow Table for 8 Lead SOIC}$

### θ<sub>1A</sub> by Velocity (Linear Feet per Minute)

 O
 200
 500

 Single-Layer PCB, JEDEC Standard Test Boards
 153.3°C/W
 128.5°C/W
 115.5°C/W

 Multi-Layer PCB, JEDEC Standard Test Boards
 112.7°C/W
 103.3°C/W
 97.1°C/W


NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.

#### TRANSISTOR COUNT

The transistor count for ICS83026I is: 416



#### PACKAGE OUTLINE - SUFFIX M FOR 8 LEAD SOIC






TABLE 6. PACKAGE DIMENSIONS

SYMBOL	Millin	neters		
STWBOL	MINIMUM	MAXIMUM		
N	8			
А	1.35	1.75		
A1	0.10	0.25		
В	0.33	0.51		
С	0.19	0.25		
D	4.80	5.00		
E	3.80	4.00		
е	1.27 [	BASIC		
Н	5.80	6.20		
h	0.25	0.50		
L	0.40	1.27		
α	0°	8°		

Reference Document: JEDEC Publication 95, MS-012



# Low Skew, 1-to-2 DIFFERENTIAL-TO-LVCMOS/LVTTL FANOUT BUFFER

#### TABLE 7. ORDERING INFORMATION

Part/Order Number	Marking	Package	Count	Temperature
ICS83026AMI	83026AMI	8 Lead SOIC	96 per tube	-40°C to 85°C
ICS83026AMIT	83026AMI	8 Lead SOIC on Tape and Reel	2500	-40°C to 85°C
ICS83026AMILF	83026AIL	8 Lead "Lead-Free" SOIC	96 per tube	-40°C to 85°C
ICS83026AMILFT	83026AIL	8 Lead "Lead-Free" SOIC on Tape and Reel	2500	-40°C to 85°C

The aforementioned trademark, HiPerClockSTM is a trademark of Integrated Circuit Systems, Inc. or its subsidiaries in the United States and/or other countries.

While the information presented herein has been checked for both accuracy and reliability, Integrated Circuit Systems, Incorporated (ICS) assumes no responsibility for either its use or for infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial and industrial applications. Any other applications such as those requiring high reliability, or other extraordinary environmental requirements are not recommended without additional processing by ICS. ICS reserves the right to change any circuitry or specifications without notice. ICS does not authorize or warrant any ICS product for use in life support devices or critical medical instruments.



## Low Skew, 1-to-2 Differential-to-LVCMOS/LVTTL Fanout Buffer

	REVISION HISTORY SHEET						
Rev	Rev Table Page Description of Change						
Α		1	Revised General Description.	8/9/02			
		1	Added Lead-Free bullet to Features section.				
В	T2	2	Pin Characteristics Table - changed $C_{IN}$ from 4pF max. to 4pF typical and added $5\Omega$ min. & $12\Omega$ max. to $R_{OUT}$ row.	11/9/04			
		6-7	Added Application Information section.				
	T7	11	Added Lead-Free P/N to Ordering Information table.				