MOTOROLA I SEMICONDUCTOR I **TECHNICAL DATA**

Designer's Data Sheet

Power Field Effect Transistor

N-Channel Enhancement-Mode **Silicon Gate**


This TMOS Power FET is designed for medium voltage, high speed power switching applications such as switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds Switching Times Specified at 100°C
- Designer's Data IDSS, VDS(on), VGS(th) and SOA Specified at Elevated Temperature
- Rugged SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads

MTP15N15




TMOS POWER FET 15 AMPERES $R_{DS(on)} = 0.25 \text{ OHM}$ 150 VOLTS



MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Drain-Source Voltage	V _{DSS}	150	Vdc
Drain-Gate Voltage (R _{GS} = 1 MΩ)	VDGR	150	Vdc
Gate-Source Voltage — Continuous — Non-repetitive ($t_p \le 50 \mu s$)	V _{GS} V _{GSM}	± 20 ± 40	Vdc Vpk
Drain Current — Continuous — Pulsed	I _D	15 48	Adc
Total Power Dissipation @ T _C = 25°C Derate above 25°C	PD	100 0.8	Watts W/°C
Operating and Storage Temperature Range	Tj, T _{stg}	-65 to 150	°C



THERMAL CHARACTERISTICS

Thermal Resistance		T		°C/W
Junction to Case		R _Ø JC	1.25	1 0,00
Junction to Ambient	TO-220	R ₀ JA	62.5	
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 5 seconds		TL	260	°C

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design

Characteristic		Symbol	Min	Max	Unit
OFF CHARACTERISTICS					
Drain-Source Breakdown Voltage (VGS = 0, I _D = 0.25 mA)		V _{(BR)DSS}	150	_	Vdc
Zero Gate Voltage Drain Current (VDS = Rated VDSS, VGS = 0) (VDS = Rated VDSS, VGS = 0, TJ = 125°C)		IDSS	_	10 100	μAdc
Gate-Body Leakage Current, Forward (VGSF = 20 Vdc, VDS = 0)		IGSSF	_	100	nAdc
Gate-Body Leakage Current, Reverse (VGSR = 20 Vdc, VDS = 0)		IGSSR		100	nAdc
N CHARACTERISTICS*					•
Gate Threshold Voltage $(V_{DS} = V_{GS}, I_{D} = 1 \text{ mA})$ $T_{J} = 100^{\circ}\text{C}$		VGS(th)	2 1.5	4.5 4	Vdc
Static Drain-Source On-Resistance	stance (V _{GS} = 10 Vdc, ! _D = 7.5 Adc)		_	0.25	Ohm
Drain-Source On-Voltage (V _{GS} = 10 V) (I _D = 15 Adc) (I _D = 7.5 Adc, T _J = 100°C)		V _{DS(on)}	_	4.5 3.75	Vdc
Forward Transconductance (V _{DS} = 15 V, I _D = 7.5 A)		9FS	5.5	_	mhos
YNAMIC CHARACTERISTICS					
Input Capacitance	$V_{DS} = 25 \text{ V, V}_{GS} = 0,$	Ciss	_	1000	pF
Output Capacitance	f = 1 MHz)	Coss	_	500	
Reverse Transfer Capacitance	See Figure 11	C _{rss}	_	100	
SWITCHING CHARACTERISTICS* (TJ	= 100°C)				
Turn-On Delay Time		^t d(on)	-	50	ns
Rise Time	(V _{DD} = 25 V, I _D = 0.5 Rated I _D	t _r	_	250	
Turn-Off Delay Time	R _{gen} = 50 ohms) See Figures 9, 13 and 14	td(off)		100	
Fall Time		tf	_	120	
Total Gate Charge	(V _{DS} = 0.8 Rated V _{DSS} ,	Ωg	23 (Typ)	45	nC
Gate-Source Charge	ID = Rated ID, VGS = 10 V)	0 _{gs}	11 (Typ)	-	
Gate-Drain Charge	See Figure 12	oldot	12 (Typ)	-	
OURCE DRAIN DIODE CHARACTERI	STICS*				
Forward On-Voltage	(I _S = Rated I _D	V _{SD}	1.2 (Typ)	2.5	Vdc
Forward Turn-On Time	V _{GS} = 0)	ton	Limited	by stray inductance	
Reverse Recovery Time		t _{rr}	300 (Typ)	_	ns
NTERNAL PACKAGE INDUCTANCE					
Internal Drain Inductance (Measured from the contact screw (Measured from the drain lead 0	v on tab to center of die) 25" from package to center of die)	L _d	3.5 (Typ) 4.5 (Typ)		nH
Internal Source Inductance (Measured from the source lead (0.25" from package to source bond pad.)	L _s	7.5 (Typ)		

^{*}Pulse Test Pulse Width \leq 300 μ s, Duty Cycle \leq 2%




Figure 1. On-Region Characteristics




Figure 2. Gate-Threshold Voltage Variation With Temperature




Figure 3. Transfer Characteristics




Figure 4. Breakdown Voltage Variation With Temperature




Figure 5. On-Resistance versus Drain Current




Figure 6. On-Resistance Variation With Temperature

SAFE OPERATING AREA INFORMATION




Figure 7. Maximum Rated Forward Biased Safe Operating Area

50 40 30 20 20 10 0 40 80 120 160 200 VDS. DRAIN-TO-SOURCE VOLTAGE (VOLTS)

Figure 8. Maximum Rated Switching Safe Operating Area

FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance-General Data and Its Use" provides detailed instructions.

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 8 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, IDM and the breakdown voltage, V(BR)DSS. The switching SOA shown in Figure 8 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.

The power averaged over a complete switching cycle must be less than:




Figure 9. Resistive Switching Time Variation versus Gate Resistance





Figure 10. Thermal Response




 $V_{DS} = 50 \text{ V}$ VGS, GATE SOURCE VOLTAGE (VOLTS) T_J = 25°C I_D = 15 A 75 V 12 120 V 10 20 30 40 50 Qg, TOTAL GATE CHARGE (nC)

GATE-TO-SOURCE OR DRAIN TO-SOURCE VOLTAGE (VOLTS)

Figure 11. Capacitance Variation

Figure 12. Gate Charge versus Gate-to-Source Voltage

RESISTIVE SWITCHING






Figure 13. Switching Test Circuit

Figure 14. Switching Waveforms