

DS21354DK T1 Single-Chip Transceiver Design Kit Daughter Card

www.maxim-ic.com

GENERAL DESCRIPTION


The DS21354 design kit is an evaluation board for the DS21354. The DS21354DK is intended to be used as a daughter card with either the DK2000 or the DK101 motherboards. The board is complete with a single-chip transceiver (SCT), transformers, termination resistors, configuration switches, line protection circuitry, network connectors, and an interface to the motherboard.

ORDERING INFORMATION

PART	DESCRIPTION
DS21354DK	DS21354 Design Kit Daughter Card

FEATURES

- Expedites New Designs by Eliminating First-Pass Prototyping
- Interfaces Directly to the DK101 or DK2000 Motherboards
- Demonstrates Key Functions of the DS21354
- High-Level Software Provides Visual Access to Registers
- Software Controlled (Register Mapped)
 Configuration Switches to Facilitate Clock and Signal Routing
- BNC Connections for 75Ω E1
- Bantam and RJ48 Connectors for 120Ω T1
- Multitap Transformer to Facilitate True Impedance Matching for 75Ω and $100\Omega/120\Omega$ Paths
- Network Interface Protection for Overvoltage and Overcurrent Events
- Testpoints and Prototype Area Available for Further Customization



1 of 20 REV: 060303

TABLE OF CONTENTS

COMPONENT LIST	3
BASIC OPERATION	4
HARDWARE CONFIGURATION	4
QUICK SETUP (DEMO MODE)	4
QUICK SETUP (REGISTER VIEW)	4
REGISTER MAP	5
CPLD REGISTER MAP	5
DS21354 INFORMATION	7
DS21354DK INFORMATION	7
TECHNICAL SUPPORT	7
SCHEMATICS	7
LIST OF TABLES	
Table 1. Daughter Card Address Map	5
Table 2. CPLD Register Map	5

COMPONENT LIST

DESIGNATION	QTY	DESCRIPTION	SUPPLIER	PART
C1–C5, C8–C12, C15–C19, C21, C22, C29–C34	23	0.1μF 10%, 16V ceramic capacitors (0603)	Digi-Key	311-1088-1-ND
C7, C36	2	1μF 10%, 16V ceramic capacitors (1206)	Digi-Key	PCC1882CT-ND
C13, C14	2	0.1μF 10%, 16V ceramic capacitors (0805)	Digi-Key	311-1142-1-ND
C23	1	0.1μF 10%, 25V ceramic capacitor (1206)	Digi-Key	PCC1883CT-ND
C24-C27	4	0.22µF, 50V ceramic capacitors	Digi-Key	UNK
C35	1	10μF 20%, 16V tantalum capacitor (B case)	Digi-Key	PCS3106CT-ND
DS1, DS4-DS18	16	LED, green, SMD	Digi-Key	P501CT-ND
DS2, DS3	2	LED, red, SMD	Digi-Key	P500CT-ND
F1–F6	6	250V, 1.25A fuse, SMT	Teccor Electronics	F1250T
J1, J2	2	Male 0.1, SMD, 50-pin, dual-row vertical	Samtec	TSM-125-01-T-DV
J3, J4	2	Bantam connectors	SWK	RTT34B02
J5, J6	2	Connector BNC RA 5-pin	Kruvand	UCBJR220
J7–J9	3	Socket, SMD, 50-pin, dual-row vertical	Samtec	TFM-125-02-S-D- LC
JT10	1	Connector, 10-pin, dual-row vertical	Digi-Key	S2012-05-ND
L1	1	Choke, dual 4-line 24µH, 8-pin SO	Pulse Engineering	PE-65857
R1, R14, R21	3	51.1Ω 1%, 1/8W resistors (1206) Digi-Key		P51.1FCT-ND
R2, R3, R58, R59	4	0Ω 5%, 1/8W resistors (1206) Digi-Key		P0.0ETR-ND
R4, R5, R60	3	51.1Ω 1%, 1/10W resistors (0805) Digi-Key		P51.1CCT-ND
R6, R9, R10, R13, R15–R19, R22, R23, R25–R29, R32, R37, R38, R44, R47–R49, R61	24	10kΩ 1%, 1/10W resistors (0805)	Digi-Key	P10.0KCCT-ND
R7, R8, R11, R12, R30, R31, R35, R36, R39–R43, R45, R50–R53	18	330Ω 0.1%, 1/10W MF resistors (0805)	Digi-Key	P330ZCT-ND
R24	1	1.0kΩ 1%, 1/10W resistor (0805)	Digi-Key	P1.00KCCT-ND
R33, R34	2	NOPOP	_	NOPOP
R46	1	4.7kΩ 1%, 1/8W resistor (0805)	Digi-Key	9C08052A4701FK HFT
R54, R55	2	61.9Ω 1%, 1/8W resistors (1206)	Digi-Key	P61.9FCT-ND
R56, R57	2	49.9Ω 1%, 1/8W resistors (1206)	Digi-Key	P49.9FCT-ND
RJ1	1	RJ48 connector	Molex	43223
SW1	1	Switch DPDT slide 6-pin TH	Avnet	SSA22
T1	1	XFMR 16-pin SMT Pulse Engine		TX1099
U1–U4, U6	5	BBUS switch 10-bit CMOS, 150-mil, 24-pin SO	IDT	IDTQS3R861Q
U5	1	144-pin macrocell CPLD	Avnet	XC95144XL- 10TQ100C
U7–U10	4	Quad bus switch, 150-mil, 16-pin SO	IDT	IDTQS3125Q
U11	1	T1/E1/J1 XCVR 100-pin QFP, 0°C to +70°C Dallas Semic		DS2156L
Z1, Z6–Z8	4	160V, 500A Sidactor	Teccor Electronics	P1800SCMC
Z2, Z3	2	58V, 500A Sidactor	Teccor Electronics	P0640SCMC
Z4, Z5	2	6V, 50A Sidactor	Teccor Electronics	P0080SAMC
Z9, Z10	2	25V, 500A Sidactor	Teccor Electronics	P0300SCMC

BASIC OPERATION

This design kit relies upon several supporting files, which can be downloaded from our website at www.maxim-ic.com/DS21354DK.

Hardware Configuration

Using the DK101 processor board:

- Connect the daughter card to the DK101 processor board.
- Supply 3.3V to the banana-plug receptacles marked GND and VCC_3.3V. (The external 5V connector and the TIM 5V supply headers are unused.)
- All processor board DIP switch settings should be in the ON position with exception for the flash programming switch, which should be OFF.
- From the Programs menu launch the host application named ChipView.exe. Run the ChipView application. If the default installation options were used, click the Start button on the Windows toolbar and select Programs→ChipView→ChipView.

Using the DK2000 processor board:

- Connect the daughter card to the DK2000 processor board.
- Connect J1 to the power supply that is delivered with the kit. Alternately, a PC power supply can be connected to connector J2.
- From the Programs menu launch the host application named ChipView.exe. Run the ChipView application. If the default installation options were used, click the Start button on the Windows toolbar and select Programs—ChipView—ChipView.

General:

- Upon power-up the RLOS LED is lit, as well as the MCLK-2.048MHz and TCLK-2.048MHz LEDs.
- Due to the dual winding transformer, only the 120Ω line build-out configuration setting is needed to cover 75Ω E1 and 120Ω E1.

Quick Setup (Demo Mode)

- The PC loads the program, offering a choice among Demo Mode, Register View, and Terminal Mode. Select Demo Mode.
- The program requests a configuration file, then select DS21354 E1 DSNCOM DRVR.cfg.
- The Demo Mode screen appears. Upon external loopback, the LOS and OOF indicators extinguish.

Quick Setup (Register View)

- The PC loads the program, offering a choice among Demo Mode, Register View, and Terminal Mode. Select Register View.
- The program requests a definition file, then select DS21354.def.
- The Register View screen appears, showing the register names, acronyms, and values. Note: During the
 definition file load process, all registers are initialized according to the init value filed in the definition file
 (because the SETUP field in the .def file is turned on).
- Predefined register settings for several functions are available as initialization files.
 - INI files are loaded by selecting the menu File→Reg Ini File→Load Ini File.
 - Load the INI file DS21354e1 fas crc4 cas.ini.
 - After loading the INI file the following may be observed:

The RLOS LED extinguishes upon external loopback.

The device is now configured for E1 FAS with CRC4 and CAS.

Miscellaneous:

- Clock frequencies and certain pin bias levels are provided by a register-mapped CPLD, which is on the DS21354 daughter card.
- The definition file for this CPLD is named DS215x_35x_CPLD_V2.def. See the <u>CPLD Register Map</u> section for definitions.
- All files referenced above are available for download in the section marked "File Locations."

REGISTER MAP

The DK101 daughter card address space begins at 0x81000000.

The DK2000 daughter card address space begins at:

0x30000000 for slot 0

0x40000000 for slot 1

0x50000000 for slot 2

0x60000000 for slot 3

All offsets given in Table 1 are relative to the beginning of the daughter card address space.

Table 1. Daughter Card Address Map

OFFSET	DEVICE	DESCRIPTION
0X0000 to 0X0015	CPLD	Board identification and clock/signal routing
0X1000 to 0X10ff	Single-Chip Transceiver	Board is populated with one of the following: DS2155, DS2156, DS21352, or DS21354. Please see the data sheet(s) for details.

Registers in the CPLD can be easily modified using ChipView.exe, a host-based user interface software, along with the definition file named *DS215x_35x_CPLD_V2.def*. Definition files for the SCT are named *DS2155.def*, *DS21352.def*, or *DS21354.def*, depending on the board population option.

CPLD Register Map

Table 2. CPLD Register Map

OFFSET	NAME	TYPE	DESCRIPTION
0X0000	BID	Read-Only	Board ID
0X0002	XBIDH	Read-Only	High-Nibble Extended Board ID
0X0003	XBIDM	Read-Only	Middle-Nibble Extended Board ID
0X0004	XBIDL	Read-Only	Low-Nibble Extended Board ID
0X0005	BREV	Read-Only	Board FAB Revision
0X0006	AREV	Read-Only	Board Assembly Revision
0X0007	PREV	Read-Only	PLD Revision
0X0011	SWITCH1	Read-Write	Pin to 1.544MHz
0X0012	SWITCH2	Read-Write	Pin to 2.048MHz
0X0013	SWITCH3	Read-Write	Pin-to-Pin Connect
0X0014	SWITCH4	Read-Write Pin-to-Pin Connect	
0X0015	LEVELS	Read-Write	Set Level On Pin 1 = 3.3V

ID Registers

OFFSET	NAME	TYPE	VALUE	DESCRIPTION
0X0000	BID	Read-Only	0xD	Board ID
0X0002	XBIDH	Read-Only	0x0	High-Nibble Extended Board ID
0X0003	XBIDM	Read-Only	0x0	Middle-Nibble Extended Board ID
0X0004	XBIDL	Read-Only	0x5	Low-Nibble Extended Board ID
0X0005	BREV	Read-Only	Only Displays current FAB revision Board FAB Revision	
0X0006	AREV	Read-Only	Displays current assembly revision	Board Assembly Revision
0X0007	PREV	Read-Only	Displays current PLD firmware revision	PLD Revision

Control Registers

The control registers are used primarily to control several banks of FET switches that route clocks and backplane signals. Please note that certain register settings cause line contention, e.g., setting SWITCH1.4 and SWITCH2.4 both to 0 would drive MCLK with both 1.544MHz and 2.048MHz.

SWITCH1: PIN TO 1.544MHz (OFFSET = 0x0011) INITIAL VALUE = 0xF

(MSB)							(LSB)
_	_	_	_	MCLK	TCLK	RSYSCLK	TSYSCLK

NAME	POSITION	FUNCTION
MCLK	SWITCH1.3	0 = Connect MCLK to the 1.544MHz clock 1 = Open Switch 1.4
TCLK	SWITCH1.2	0 = Connect TCLK to the 1.544MHz clock 1 = Open Switch 1.3
RSYSCLK	SWITCH1.1	0 = Connect RSYSCLK to the 1.544MHz clock 1 = Open Switch 1.2
TSYSCLK	SWITCH1.0	0 = Connect TSYSCLK to the 1.544MHz clock 1 = Open Switch 1.1

SWITCH2: PIN TO 2.048MHz (Offset = 0X0012) INITIAL VALUE = 0x3

(MSB)							(LSB)
_	_	_	_	MCLK	TCLK	RSYSCLK	TSYSCLK

NAME	POSITION	FUNCTION
MCLK	SWITCH2.3	0 = Connect MCLK to the 2.048MHz clock 1 = Open Switch 2.4
TCLK	SWITCH2.2	0 = Connect TCLK to the 2.048MHz clock 1 = Open Switch 2.3
RSYSCLK	SWITCH2.1	0 = Connect RSYSCLK to the 2.048MHz clock 1 = Open Switch 2.2
TSYSCLK	SWITCH2.0	0 = Connect TSYSCLK to the 2.048MHz clock 1 = Open Switch 2.1

SWITCH3: PIN-TO-PIN CONNECT (Offset = 0X0013) INITIAL VALUE = 0xF

(MSB)							(LSB)
_	_	_	_	TSS_RS	TCL_RC	RSY_RC	TSY_RC

NAME	POSITION	FUNCTION	
TSS RS	TSS_RS SWITCH3.3	0 = Connect TSSYNC to RSYNC	
100_110		1 = Open Switch 3.4	
TCL DC	C SWITCH3.2	0 = Connect TCLK to RCLK	
TCL_RC		SWITCH3.2	SWITCH3.2
DOV DO	SWITCH3.1	0 = Connect RSYSCLK to RCLK	
RSY_RC	SWITCHS.T	1 = Open Switch 3.2	
TOV DC	TOV DO CIVITOLIO O	0 = Connect TSYSCLK to RCLK	
TSY_RC	SWITCH3.0	1 = Open Switch 3.1	

SWITCH4: PIN-TO-PIN CONNECT (Offset = 0X0014) INITIAL VALUE = 0x3

(MSB) (LSB) — — — URCLK 2048 UTCLK 2048 RSER TSER RSYNC TSYNC

NAME	POSITION	FUNCTION					
URCLK 2048	SWITCH4.3	0 = Connect UR_CLK (TSSY	NC) to 2.048N	/lHz			
OTTOLIT_2040		1 = Open Switch 4.4					
UTCLK_2048	SWITCH4.2	0 = Connect UT_CLK (TCHC	LK) to 2.048N	lHz			
	3W11CH4.2	1 = Open Switch 4.3					
RSER_TSER	SWITCH4.1	0 = Connect RER to TSER					
	3W11CH4.1	1 = Open Switch 4.2					
DOVALO TOVALO	SWITCH4.0	0 = Connect RSYNC to TSYNC					
RSYNC_TSYNC	SWITCH4.0	1 = Open Switch 4.1					

LEVELS: SET LEVEL ON PIN (Offset = 0X0015) INITIAL VALUE = 0x6

(MSB)							(LSB)
_	_	_	_	_	BP_EN	PPCTDM_EN	TUSEL

NAME	POSITION	FUNCTION
— LEVELS1.3		_
		0 = Enable IDT switches that connect the UTOPIA bus to daughter card header
PP(0 = Enable IDT switches that connect the TDM bus to the daughter card header
TUSEL	LEVELS1.0	0 = Set DS2156.TUSEL to enable TDM backplane 1 = Set DS2156.TUSEL to enable UTOPIA backplane

Note (DS2156 only): When the UTOPIA backplane is enabled (LEVELS.TUSEL = 1) there is a possibility for contention between the UTOPIA bus master and TSYSCLK, TSER, and RSER. To avoid this, the following switches should be opened when the UTOPIA backplane is enabled: SWITCH1.0, SWITCH2.0, SWITCH3.0, and SWITCH4.1

DS21354 INFORMATION

For more information about the DS21354, please consult the DS21354 data sheet available on our website at www.maxim-ic.com/DS21354. Software downloads are also available for this design kit.

DS21354DK INFORMATION


For more information about the DS21354DK, including software downloads, please consult the DS21354DK data sheet available on our website at www.maxim-ic.com/DS21354DK.


TECHNICAL SUPPORT


For additional technical support, please e-mail your questions to telecom.support@dalsemi.com.


SCHEMATICS


The DS21354DK schematics are featured in the following 13 pages.





























## 15 Comparison for the service servi		8	7		6	5		4	3	1	2	1	
Part			<u> </u>				ļ			,	_		$\overline{}$
Part													
Part	1	Signal Cross-	-Deference for the entire design www	DI TNK	206\ 887\ 1106\		TNEGT	884\ 288/ 548/ 1187/		IJD DIJ	504() 203(1103(
Process	1 1	. Jigilai Ciuss	Reference for the entire design www										- 1
Decomposition Composition	BXCL	LK	208> 1107>										- 1
D	AØ			RMSYNC	2A5> BC7> 11A5>								- 1
March Marc													- 1
An									SAB< 11A4<				I.
## Company Com													1
## CASE									.04<				- 1
March Marc						185>			> 5854				- 1
## Company	A7												- 1
1	AB			RSIGF	2A5> BD7> 11A4>								- 1
011	A9		4B6<> 7B1<>	RSYNC	2D6<> 9A6<> 9B3<> 9C1<>	1105<>	TTIP	2BB> 11B7> 3CB<					- 1
A													- 1
## A S						5A8< 11D5<							- 1
March Marc													- ⊢
A													- 1
RECK 200 885 144 145													- 1
Part													I
Part													I
C C C C C C C C C C													I
C LLISSA-1	CLK						TXA_3_TXCLAV_2						I
C G G G G G G G G G G G G G G G G G G G				RXA_1									I
Column													1.
LUBB													0
D_COURT SQL 4860 SQL 1880 1													- 1
But													I
D_COURSE 20.5 485 55.0 1100 1100 1000 1100 1000													ı
B_BORD													ı
Dubble 20.0 4860 5210 1120 520 5210 1210 5													- 1
D_DODG													I
Description													ı
BITHER													∟
ESTENS 300 1076 O 1076	ESIE	BRD	2A5<> 11A4<> 5A8<	RXDATA_6	6B7<> 7C6<> 8A7> 8A8		TXENABLE	7B4<> BC2					Г
B 18T 223 469 5850 1123 966 18CB 78CB 8CB 78CB 8CB 78CB 8CB 18CB													ı
PIT_INGEROPOR 1982													I
B 7TCLK 200: 1107C 200			2C3> 4AB<> 5A2<> 11C3> 5A6<										ı
B 1701 298 11974 298 11974 298 11974 298 11975 298 11974 298 11974 298 11974 298 11974 298 11974 298 11974 298 11974 298 11974 298 11974 298 11974 298													I
B													I
B													ı
## 1	TTMC												I
LILC BBA 200 SP61 1B74 MILK BBC 505 SP61 2B74 MILK BBC 505 SP61 1BC MILK BBC 505 SP61 SP61 1BC MILK BBC 505 SP61 SP61 SP61 SP61 SP61 SP61 SP61 SP61													E
MCLK 986-0 906-0 286-0 286-1 186-0													I
NITROR 4820 MILEON MI													I
NITIOS 4820 SAL JEDN 5943 9556 U.S. DEC 6814 7966 892 U.S. DEC 68													ı
Nimble 480													I
NITED 485°	NIMI	109						888					I
Nimbil													ı
Nimbil													I
NTR014 4820 1444 1444													I
NTMIS 4C20 N.P.27 PARK 1184													
N_P27													I
N_P28													I
PPC_BSYNC 4C80 9840 98													I
PPC_RXCL													ı
PC_ITMLEN 50(> 984<) PC_ITMLEN 50(> 984<) PC_ITMLEN 50(> 984<) PC_ITMLEN 50(> 984<) PSC_ITMLEN 50(> 984<) PSC_ITMLEN 50(> 984<) PSC_ITMLEN 488 984<) PSC_ITMLEN 488 984 PSC_ITMLEN 488 984 RCHEK 260 984 PSC_ITMLEN 488 984 RCHEK 260 984 RCHEK 2													I
PPC_TSYNC ABBC 984C 1058C	PPC_	_RXD	4CB<> 9A4<>	SW4_B1EN	5B4<> 9B3<		UT_ADDR1	8C5					- 1
PPC_TYNCK 40B0 98440 PPC_TXCLK 40B0 98440 PPC_TXCLK 40B0 98440 PPC_TXCLK 40B0 98440 PPC_TXCLK 205 8440 11C30 RCHELK 205 8440 11C30 RCHCLK 205 840 11C30 RCL 205 11070 RCL 205 11070 RCLK 205 9460 9C10 9C10 9C10 9D10 11D50 RCLK 205 9860 9C10 9C10 9C10 9D10 11D50 RCLK 205 867 11C7 RCLK 205 867 11C7 RCLK 205 867 11C7 RCLK 205 867 11C7 RDATA 205 11D5 RCLK 205 867 11C7 RDATA 205 11D5 RCLK 205 867 11D5 RCLK 205 8	PPC						UT_ADDR2						I
PPC_TXD	PPC.	_TSYNC	4B8<> 9A4<>		5B4<> 9B2<		UT_ADDR3	BC5					I
PRC_TXD 4680 9840 ROHELK 2C3 9B4) 11C3) RCHCLK 2D5 9B7) 11D5) RCL 2C8 11C7) RCLK 2D5 9B60 9S10 9D10 11D5) RCLK 3B60 9B60 9S60 9S60 9S60 2D50 SA60 ILDS RCLK 3B7 2C8 SA80 11C7 RCLK 3B7 2C8 SA80 11C7 RCLK 3B7 2C8 SA80 11C7 TD1 5B80 5D70 UT_DATA6 8B5 RCLKO 2C8 SA87 11C7 RD1A 2D50 11D5 RD1B 5C40 2C8 SA87 11C7 RD1B 5S60 5D10 5D10 5D10 5D10 5D10 5D10 5D10 5D1													.
RCHCLK 2D5 8D7 11D5	PPC_			TCHCLK			UT_CLAV						- 1
RCL 2C69 11C7> RCLK 2D6 9A6C 9C1C> 9C1C> 9D1C> 11D6C TCLKI BB47 2B8C 5A9C 11B7C RCLKI BA77 2C8C 5A9C 11C7C RCLKO 2C8D 8A77 11C7C TD1 5B8C> 5D7C RD1B 5C4C> 2A9C 11B7C RD1B 5C4C> 2A9C 11B7C TD0 5B8C> 5C7C RD1B 5C4C> 2A9C 11B7C RCLKI 2D5 8C4> 11D5C RD1B 5C4C> 2A9C 11B7C TD0 5B8C> 5C7C TD0 5B8C> 5C7C UT_DATA6 8D2													ı
RCLK 2D5 986 95 91 0 91 0 1105					9A6<> 9B6<> 9C3<> 9C6<>	2D5< 5A6<							I
TCLK0													I
RCLK1 887 268 588 1107 RCLK0 269 887 1107 RDLDS 5040 269 817 RDLDS 5040 283 (1183 TD 5880 5070 T	I RCLH	ĸ	2DP> 3HP<> 3C1<> 3C1<> 3D1<> 11DE>										I
RCLK0 2CB 8A7 11C7 TDI 5B8 5D7 TD 5B8 5C7 TDO 5B8 5C7	DC: I	KT	897) 208/ 598/ 1107/										I
RDATE 206: 1105: TD0 588: 5C7< Characteristic													I
RD_DS													I
RESET_OUT 486<> 581<> 781<>> 781<>> TITLE: DATE: TITLE: D													I
RESYNC 2D5 8C7 11D5 TLINK BC4 2D5 5B6 11D5 UT_SOC BB2 UT_SOC BB7 11D5 DS2156DKØ2AØ 10/04/02 ENGINEER: SWS TINK BC4 2D5 5B6 11D5 THE: DH1E: DH1E:										TTT1 E+		DOTE:	
RLCLK 2D6 887 11D5 TMS 5B84 5C7										IIILE:		DHIE:	ı
ENGINEER: SWS PAGE: 12/13								4B6<> 5B1<> 7B1<>		יח	S2156DKØ2AØ	10/04/	_{na} I
SWS 12/13				1								10/04/6	
										ENGINEER:	LIC .	PAGE:	.,, 🗇
8 7 6 5 4 3 2 1											MD	12/	13
		8	7		5	5		4		3	2	1	
		U	<u>'</u>		<u> </u>	J		-	L	_		<u> </u>	

	8	7	6	5	4	3	2	1	
D	*** Part Cross-Reference for 1 DS2156_TOFP 1107 C1 CAP 1085 C2 CAP 1085 C3 CAP 1082 C4 CAP 1082 C5 CAP 1082 C7 CAP 306 C8 CAP 1084 C9 CAP 1084 C10 CAP 1084 C11 CAP 1084 C11 CAP 1084 C12 CAP 1084 C12 CAP 1084 C13 CAP 1084 C13 CAP 1084 C14 CAP 1084 C15 CAP 1084 C17 CAP 1084 C18 CAP 1084 C19 CAP 1084 C10 CAP 1084 C11 CAP 1084 C12 CAP 1082 C13 CAP 881	the entire design *** Ri	3 RES1 5A2 9 RES1 5A7 10 RES1 5A7 10 RES1 5A2 12 RES 6D5 13 RES1 5B6 14 RES1 5B6 15 RES1 5B6 16 RES1 5B6 16 RES1 5B6 18 RES1 5B6 19 RES1 5A6 19 RES1 5A6 19 RES1 5A6	TP23 TP24 TP25 TP26 TP27 TP28 TP31 TP31 TP32 TP33	TSTPNT_SNG 781 TSTPNT_SNG 781 TSTPNT_SNG 10AP TSTPNT_SNG 10AB				D
С	C14 CAP 8A1 C15 CAP 1083 C16 CAP 1083 C17 CAP 1082 C18 CAP 1083 C19 CAP 1083 C21 CAP 1083 C21 CAP 1083 C22 CAP 1085 C23 CAP 3A6 C24 CAP 3C5 C25 CAP 3A5 C26 CAP 3A5 C27 CAP 1084 C30 CAP 1084 C31 CAP 1085 C32 CAP 1084 C31 CAP 1085 C32 CAP 1084 C31 CAP 1085 C32 CAP 1085 C33 CAP 1085	R. R	23 RES1 SA7 24 RES1 SBB 25 RES1 SD7 26 RES1 SDB 27 RES1 SDB 28 RES1 SA6 30 RES SA3 31 RES1 SA6 31 RES1 SA6 31 RES1 SA6 32 RES1 SA6 34 RES1 SA6 35 RES1 SA6 36 RES SA3 37 RES1 SA6 38 RES1 SA6 38 RES1 SA6 39 RES1 SA6 39 RES1 SA6 30 RES SA3 30 RES1 SA6 31 RES1 SA6 31 RES1 SA6 32 RES1 SA6 33 RES1 SA6 34 RES1 SA6 35 RES SA3 36 RES SA3 36 RES SA3 37 RES1 SA6 38 RES SA3	TP37	TSTPNT_SNG 10A5 TSTPNT_SNG 10A5 TSTPNT_SNG 10A5 IDTOSSR861_U 6B3 IDTOSSR861_U 6B3 IDTOSSR861_U 6B6 IDTOSSR861_U 6B6 IDTOSSR861_U 6B6 IDTOSSR861_U 6B6 IDTOSSR861_U 6B7 IDTOSSR861_U 9B5 IDTOSS125_U 9B7 IDTOSS				C
В	C35 CAP 12BB C36 CAP 12BB C36 CAP 12BB D81 LED 984 D82 LED 5A2 D83 LED 5A2 D84 LED 5A3 D85 LED 5A4 D87 LED 5A4 D87 LED 5A4 D89 LED 5A4 D89 LED 5A4 D810 LED 5A3 D810 LED 5A3 D811 LED 5A3 D811 LED 5A3 D812 LED 5A3 D815 LED 5A3 D815 LED 5A3 D816 LED 5A3 D816 LED 5A3 D816 LED 5A3 D817 LED 5A3 D818 LED 5A3	R. R	13 RES 5A3 14 RESI 5A7 15 RES 5A3 16 RESI 5B7 17 RESI 5A7 18 RESI 5A6 19 RESI 5A6 19 RESI 5A7 18 RES 5A3 18 RES 5A3 18 RES 5B4 19 RESI 3B6 19 RESI 3B6 19 RESI 3B6 19 RESI 3B6 10 RESI 3B6	Z7 28 29 210	SIDACTOR.2 3C4 SIDACTOR.2 3C4 SIDACTOR.2 3C4 SIDACTOR.2 3B4				В
А	DS17 LED SBS	17 17 18 18 18 17 17 18 18 18 18 18 18 18 18 18 18 18 18 18	\$1 RES1 \$A7 11 RJ4B_CON 3C3 41 SWITCH_DPDT_SLIDE_6P 3A6 42 KFMR_2IN_4OUT_U 3B5 3D5 43 TSTPNT_SNG 7B2 43 TSTPNT_SNG 7B2 44 TSTPNT_SNG 7C2 45 TSTPNT_SNG 7C2 46 TSTPNT_SNG 7B2 47 TSTPNT_SNG 7B2 48 TSTPNT_SNG 7B2 49 TSTPNT_SNG 7B2 40 TSTPNT_SNG 7B2 40 TSTPNT_SNG 7B2 41 TSTPNT_SNG 7B2 42 TSTPNT_SNG 7B2 43 TSTPNT_SNG 7B2 44 TSTPNT_SNG 7B2 45 TSTPNT_SNG 7B2 46 TSTPNT_SNG 7B2 47 TSTPNT_SNG 7B2 48 TSTPNT_SNG 7B2 49 TSTPNT_SNG 7B2 40 TSTPNT_SNG 7			TITLE:	DS2155DKØ2AØ	DATE: 10/04/02	А
							6WS	PAGE: 13/13	
1	8	7	6	5	4	3	2	1	