



CYPRESS

COMLINK™ SERIES

CY2CC1910

1:10 Clock Fanout Buffer with Output Enable

Features

- Low-voltage operation
- Full-range support:
 - 3.3V
 - 2.5V
 - 1.8V
- 1:10 fanout
- Drives either a 50-Ohm or 75-Ohm load
- Over voltage tolerant input hot swappable
- Low-input capacitance
- Low-output skew
- Low-propagation delay
- Typical ($t_{pd} < 4$ ns)
- High-speed operation:
 - 100 MHz@1.8V
 - 200 MHz@2.5V/3.3V
- Industrial versions available
- Available packages include: SOIC, SSOP


Description

The Cypress series of network circuits are produced using advanced 0.35-micron CMOS technology, achieving the industries fastest logic and buffers.

The Cypress CY2CC1910 fanout buffer features one input and ten outputs. Ideal for conversion from/to 3.3V/2.5V/1.8V.

Designed for data communications clock management applications, the large fanout from a single input reduces loading on the input clock.

Cypress employs unique AVCMOS-type outputs VOI™ (Variable Output Impedance) that dynamically adjust for variable impedance matching and eliminate the need for series damping resistors; they also reduce noise overall.

**Pin Description**

Pin Number	Pin Name	Pin Description	
1, 7, 8, 12, 13, 17, 20, 24	GND	Ground	Power
3,10,15,22	V _{DD}	Power Supply	Power
5	OE#	Output Enable	LV TTL/LV CMOS
6	IN	Input	LV TTL/LV CMOS
2, 4, 9, 11, 14, 16, 18, 19, 21, 23	Q10, Q9, Q8, Q7, Q6, Q5, Q4, Q3, Q2, Q1	Output	AVCMOS

Maximum Ratings^[1,2]

Storage Temperature: -65°C to $+150^{\circ}\text{C}$
 Ambient Temperature: -40°C to $+85^{\circ}\text{C}$
 Supply Voltage to Ground Potential
 V_{CC} -0.5V to 4.6V
 Input -0.5V to 5.8V

Supply Voltage to Ground Potential
 (Outputs only) -0.5V to $V_{\text{DD}} + 1\text{V}$
 DC Output Voltage -0.5V to $V_{\text{DD}} + 1\text{V}$
 Power Dissipation 0.75W

Variable Output Impedance Control (VOI™)




Figure 1. Output Voltage vs. Output Current ($T_A = 25^{\circ}\text{C}$)

DC Electrical Characteristics @ 3.3V (see Figure 2)

Parameter	Description	Conditions	Min.	Typ.	Max.	Unit	
V_{OH}	Output High Voltage	$V_{\text{DD}} = \text{Min.}$, $V_{\text{IN}} = V_{\text{IH}}$ or V_{IL}	$I_{\text{OH}} = -12\text{ mA}$	2.3	3.3	V	
V_{OL}	Output Low Voltage	$V_{\text{DD}} = \text{Min.}$, $V_{\text{IN}} = V_{\text{IH}}$ or V_{IL}	$I_{\text{OL}} = 12\text{ mA}$		0.2	0.5	V
V_{IH}	Input High Voltage	Guaranteed Logic High Level		2		5.8	V
V_{IL}	Input Low Voltage	Guaranteed Logic Low Level				0.8	V
I_{IH}	Input High Current	$V_{\text{DD}} = \text{Max.}$	$V_{\text{IN}} = 2.7\text{V}$			1	uA
I_{IL}	Input Low Current	$V_{\text{DD}} = \text{Max.}$	$V_{\text{IN}} = 0.5\text{V}$			-1	uA
I_{I}	Input High Current	$V_{\text{DD}} = \text{Max.}$, $V_{\text{IN}} = V_{\text{DD}}(\text{Max.})$				20	uA
V_{IK}	Clamp Diode Voltage	$V_{\text{DD}} = \text{Min.}$, $I_{\text{IN}} = -18\text{ mA}$			-0.7	-1.2	V
I_{OK}	Continuous Clamp Current	$V_{\text{DD}} = \text{Max.}$, $V_{\text{OUT}} = \text{GND}$				-50	mA
O_{OFF}	Power-down Disable	$V_{\text{DD}} = \text{GND}$, $V_{\text{OUT}} = < 4.5\text{V}$				100	uA
V_{H}	Input Hysteresis				80		mV

DC Electrical Characteristics @ 2.5V (see Figure 2)

Parameter	Description	Conditions	Min.	Typ.	Max.	Unit	
V_{OH}	Output High Voltage	$V_{\text{DD}} = \text{Min.}$, $V_{\text{IN}} = V_{\text{IH}}$ or V_{IL}	$I_{\text{OH}} = -7\text{ mA}$	1.8		V	
		$V_{\text{DD}} = \text{Min.}$, $V_{\text{IN}} = V_{\text{IH}}$ or V_{IL}	$I_{\text{OH}} = 12\text{ mA}$	1.6		V	
V_{OL}	Output Low Voltage	Guaranteed Logic High Level	$I_{\text{OL}} = 12\text{ mA}$			0.65	V
V_{IH}	Input High Voltage	Guaranteed Logic Low Level		1.6		5.0	V
V_{IL}	Input Low Voltage	$V_{\text{DD}} = \text{Max.}$				0.8	V
I_{IH}	Input High Current	$V_{\text{DD}} = \text{Max.}$	$V_{\text{IN}} = 2.4\text{V}$			1	uA
I_{IL}	Input Low Current	$V_{\text{DD}} = \text{Max.}$, $V_{\text{IN}} = V_{\text{DD}}(\text{Max.})$	$V_{\text{IN}} = 0.5\text{V}$			-1	uA
I_{I}	Input High Current	$V_{\text{DD}} = \text{Min.}$, $I_{\text{IN}} = -18\text{ mA}$				20	uA
V_{IK}	Clamp Diode Voltage	$V_{\text{DD}} = \text{Max.}$, $V_{\text{OUT}} = \text{GND}$			-0.7	-1.2	V
I_{OK}	Continuous Clamp Current	$V_{\text{DD}} = \text{GND}$, $V_{\text{OUT}} = < 4.5\text{V}$				-50	mA
O_{OFF}	Power-down Disable	$V_{\text{DD}} = \text{Min.}$, $V_{\text{IN}} = V_{\text{IH}}$ or V_{IL}				100	uA
V_{H}	Input Hysteresis				80		mV

Note:

- Multiple Supplies:** The Voltage on any input or I/O pin cannot exceed the power pin during power-up. Power supply sequencing is NOT required.
- Stresses greater than those listed under absolute maximum ratings may cause permanent damage to the device. This is intended to be a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC Electrical Characteristics @ 1.8V (see Figure 6)

Parameter	Description	Test Condition ^[3]	Min.	Max.	Unit
V _{DD}	Supply Voltage		1.71	1.89	V
V _{IH}	Input High Voltage		0.65V _{DD} [1.1]	4.3	V
V _{IL}	Input Low Voltage		-0.3	0.35V _{DD} [0.6]	V
V _{OH}	Output High Voltage	I _{OH} = -2 mA	V _{DD} - 0.45[1.2]		V
V _{OL}	Output Low Voltage	I _{OH} = 2 mA		0.45	V

Capacitance

Parameter	Description	Test Conditions	Typ.	Max.	Unit
C _{IN}	Input Capacitance	V _{IN} = 0V	2.5		pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V	6.5		pF

Power Supply Characteristics (see Figure 2)

Parameter	Description	Test Conditions	Min.	Typ.	Max.	Unit
ΔI _{CC}	Delta I _{CC} Quiescent Power Supply Current	(I _{DD} @ V _{DD} = Max. and V _{IN} = V _{DD}) - (I _{DD} @ V _{DD} = Max. and V _{IN} = V _{DD} - 0.6V)			50	uA
I _{CCD}	Dynamic Power Supply Current	V _{DD} = Max. Input toggling 50% Duty Cycle, Outputs Open			0.63	mA/MHz
I _C	Total Power Supply Current	V _{DD} = Max. Input toggling 50% Duty Cycle, Outputs Open f _L = 40 MHZ			25	mA

High-frequency Parametrics

Parameter	Description	Test Conditions	Min.	Typ.	Max.	Unit
D _J	Jitter, deterministic	50% duty cycle tW(50–50) The “point to point load circuit” Output Jitter – Input Jitter			20	ps
F _{max} 3.3V	Maximum frequency V _{DD} = 3.3V	50% duty cycle tW(50–50) Standard Load Circuit.			160	MHz
		50% duty cycle tW(50–50) The “point to point load circuit”			200	
F _{max} 2.5V	Maximum frequency V _{DD} = 2.5V	The “point to point load circuit” V _{IN} = 2.4V/0.0V V _{OUT} = 1.7V/0.7V			200	MHz
F _{max} 1.8V	Maximum frequency V _{DD} = 1.8V	The “6-pF load circuit” V _{IN} = 1.7V/0.0V V _{OUT} = 1.2V/0.4V			100	MHz
F _{max(20)}	Maximum frequency V _{DD} = 3.3V	20% duty cycle tW(20–80) The “point to point load circuit” V _{IN} = 3.0V/0.0V V _{OUT} = 2.3V/0.4V			250	MHz
t _W 3.3V	Minimum pulse V _{DD} = 3.3V	The “point to point load circuit” V _{IN} = 3.0V/0.0V F = 100 MHz V _{OUT} = 2.0V/0.8V	1			ns
t _W 2.5V	Minimum pulse V _{DD} = 2.5V	The “point to point load circuit” V _{IN} = 2.4V/0.0V F = 100 MHz V _{OUT} = 1.7V/0.7V	1			
t _W 1.8V	Minimum pulse V _{DD} = 1.8V	The “6-pF load circuit” V _{IN} = 1.7V/0.0V V _{OUT} = 1.2V/0.4V	1			

Note:

3. Test Load conditions: 500 ohm to ground with approximately 6-pF total loading and 200-MHz maximum frequency.

AC Switching Characteristics @ $3.3V$ $V_{DD} = 3.3V \pm 5\%$, Temperature = $-40^{\circ}C$ to $+85^{\circ}C$

Parameter	Description		Min.	Typ.	Max.	Unit
t_{PLH}	Propagation Delay – Low to High	<i>Figure 3</i>	1.5	2.7	3.5	nS
t_{PHL}	Propagation Delay – High to Low		1.5	2.7	3.5	nS
t_R	Output Rise Time			0.8		V/nS
t_F	Output Fall Time			0.8		V/nS
$t_{SK(0)}$	Output Skew: Skew between outputs of the same package (in phase)	<i>Figure 10</i>			0.2	nS
$t_{SK(p)}$	Pulse Skew: Skew between opposite transitions of the same output ($t_{PHL} - t_{PLH}$).	<i>Figure 9</i>			0.2	nS
$t_{SK(t)}$	Package Skew: Skew between outputs of different packages at the same power supply Voltage, temperature and package type.	<i>Figure 11</i>			0.4	nS

AC Switching Characteristics @ 2.5V V_{DD} = 2.5V ± 5%, Temperature = -40°C to +85°C

Parameter	Description		Min.	Typ.	Max.	Unit
t_{PLH}	Propagation Delay – Low to High	<i>Figure 3</i>	1.5	2.7	3.5	nS
t_{PHL}	Propagation Delay – High to Low		1.5	2.7	3.5	nS
t_R	Output Rise Time			0.8		V/nS
t_F	Output Fall Time			0.8		V/nS
$t_{SK(0)}$	Output Skew: Skew between outputs of the same package (in phase)	<i>Figure 10</i>			0.2	nS
$t_{SK(p)}$	Pulse Skew: Skew between opposite transitions of the same output ($t_{PHL} - t_{PLH}$).	<i>Figure 9</i>			0.2	nS
$t_{SK(t)}$	Package Skew: Skew between outputs of different packages at the same power supply Voltage, temperature and package type.	<i>Figure 11</i>			0.4	nS

AC Switching Characteristics @ 1.8V $V_{DD} = 1.8V \pm 5\%$, Temperature = -40°C to $+85^{\circ}\text{C}$

Parameter	Description	Min.	Typ.	Max.	Unit
t_{PLH}	Propagation Delay – Low to High	<i>Figure 7</i>	1.5	2.7	3.5 nS
t_{PHL}	Propagation Delay – High to Low		1.5	2.7	3.5 nS
t_R	Output Rise Time 20–80%		0.2		1.5 nS
t_F	Output Fall Time 20–80%		0.2		1.5 nS
$t_{SK(0)}$	Output Skew: Skew between outputs of the same package (in phase)	<i>Figure 10</i>		0.2	nS
$t_{SK(p)}$	Pulse Skew: Skew between opposite transitions of the same output ($t_{PHL} - t_{PLH}$)	<i>Figure 9</i>		0.2	nS
$t_{SK(t)}$	Package Skew: Skew between outputs of different packages at the same power supply Voltage, temperature and package type.	<i>Figure 11</i>		0.4	nS

Parameter Measurement Information:

V_{DD} @ 3.3V–2.5V




Figure 2. Load Circuit [4,5,6]




Figure 3. Voltage Waveforms Propagation Delay Times^[7]

Notes:

4. C_L includes probe and jig capacitance.
 5. All input pulses are supplied by generators having the following characteristics: PRR < 100 MHz, $Z_0 = 50\Omega$, $t_r < 2.5$ nS, $t_f < 2.5$ nS.
 6. The outputs are measured one at a time with one transition per measurement.
 7. T_{PLH} and T_{PHL} are the same as t_{pd} .




Figure 4. Point to Point Load Circuit^[4,5,6]




Figure 5. Voltage Waveforms—Pulse Duration^[5]

Parameter Measurement Information: $V_{DD} @ 1.8\text{V}$




Figure 6. Load Circuit^[4,5,6]




Figure 7. Voltage Waveforms Propagation Delay Times^[7]






Figure 8. Voltage Waveforms—Pulse Duration^[5]




$$tsk_{(p)} = |t_{PHL} - t_{PLH}|$$

Figure 9. Pulse Skew - $tsk_{(p)}$



$$tsk_{(P)} = |t_{PLH_2} - t_{PLH1}| \text{ or } |t_{PHL2} - t_{PHL1}|$$

Figure 10. Output Skew— $tsk_{(0)}$





$$tsk_{(t)} = |t_{PLH_2} - t_{PLH1}| \text{ or } |t_{PHL2} - t_{PHL1}|$$




Figure 11. Package Skew— $tsk_{(t)}$

Ordering Information

Part Number	Package Type	Product Flow
CY2CC1910SI	24-pin SOIC	Industrial, -40° to 85°C
CY2CC1910SIT	24-pin SOIC—Tape and Reel	Industrial, -40° to 85°C
CY2CC1910OI	24-pin SSOP	Industrial, -40° to 85°C
CY2CC1910OIT	24-pin SSOP—Tape and Reel	Industrial, -40° to 85°C
CY2CC1910SC	24-pin SOIC	Commercial, 0°C to 70°C
CY2CC1910SCT	24-pin SOIC—Tape and Reel	Commercial, 0°C to 70°C
CY2CC1910OC	24-pin SSOP	Commercial, 0°C to 70°C
CY2CC1910OCT	24-pin SSOP—Tape and Reel	Commercial, 0°C to 70°C

Package Drawing and Dimensions
24-pin (300-mil) Molded SOIC S13

 DIMENSIONS IN INCHES **MIN.** **MAX.**


51-85025-A

24-pin (5.3 mm) Shrunk Small Outline Package O24

 DIMENSIONS IN MILLIMETERS **MIN.** **MAX.**


51-85078-**

VOL is a trademark of Cypress Semiconductor. All product and company names mentioned in this document are the trademarks of their respective holders.



Document History Page

Document Title: CY2CC1910 COMLINK™ SERIES 1:10 Clock Fanout Buffer with Output Enable Document #: 38-07347				
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**	114317	05/13/02	TSM	New Data Sheet
*A	119149	10/11/02	RGL	Added 5.8 as the Max. value for VIH in the DC Electrical Characteristics @3.3V table. Changed the Max. value of the VIH from 5.8 to 5.0 in the DC Electrical Characteristics @2.5V table. Changed the value of VIH from $V_{DD}+0.3$ [2.25] to 4.3 in the DC Electrical Characteristics @1.8V table.
*B	122899	12/26/02	RBI	Add power up requirements to maximum ratings informations.