SN65LVDS150

SLLS443 - DECEMBER 2000

- A Member of the MuxIt™ Serializer-Deserializer Building-Block Chip Family
- Pin Selectable Frequency Multiplier Ratios Between 4 and 40
- Input Clock Frequencies From 5 to 50 MHz
- Multiplied Clock Frequencies up to 400 MHz
- Internal Loop Filters and Low PLL-Jitter of 20 ps RMS Typical at 200 MHz
- LVDS Compatible Differential Inputs and Outputs Meet or Exceed the Requirements of ANSI EIA/TIA-644-A
- LVTTL Compatible Inputs Are 5 V Tolerant
- LVDS Inputs and Outputs ESD Protection Exceeds 12 kV HBM
- Operates From a Single 3.3 V Supply
- Packaged in 28-Pin Thin Shrink
 Small-Outline Package With 26 mil Terminal
 Pitch

PW PACKAGE (Marked as 65LVDS150) 28 NC Vcc [CRI+[27 NC 2 CRI- **∏** 3 26 NC V_T **∏** 4 25 VCC GND [5 24 \ GND 23 NC M1 [М2 П 22 GND М3 Г 21 NC 8 20 MCO+ M4 ∏ 9 19 **∏** MCO-M5 **∏** 10 BSEL [18 GND 11 GND [17 | EN 12 LCRO-13 16 LCRO_EN LCRO+ 15 LVO

NC - No internal connection

description

The MuxIt is a family of general-purpose, multiple-chip building blocks for implementing parallel data serializers and deserializers. The system allows for wide parallel data to be transmitted through a reduced number of differential transmission lines over distances greater than can be achieved with a single-ended (e.g., LVTTL or LVCMOS) data interface. The number of bits multiplexed per transmission line is user selectable, allowing for higher transmission efficiencies than with other existing fixed ratio solutions. MuxIt utilizes the LVDS (TIA/EIA-644) low voltage differential signaling technology for communications between the data source and data destination.

The MuxIt family initially includes three devices supporting simplex communications; *The SN65LVDS150 Phase Locked Loop-Frequency Multiplier, The SN65LVDS151 Serializer-Transmitter,* and *The SN65LVDS152 Receiver-Deserializer.*

The SN65LVDS150 is a PLL based frequency multiplier designed for use with the other members of the MuxIt family of serializers and deserializers. The frequency multiplication ratio is pin selectable over a wide range of values from 4 through 40 to accommodate a broad spectrum of user needs. No external filter components are needed. A PLL lock indicator output is available which may be used to enable link data transfers.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

MuxIt is a trademark of Texas Instruments.




description (continued)

The design of the SN65LVDS150 allows it to be used at either the transmit end or the receive end of the MuxIt serial link. The differential clock reference input (CRI) is driven by the system's parallel data clock when at the source end of the link, or by the link clock when at the destination end of the link. The differential clock reference input may be driven by either an LVDS differential signal, or by a single ended clock of either polarity. For single-ended use the nonclocked input is biased to the logic threshold voltage. A V_{CC}/2 threshold reference, VT, is provided on a pin adjacent the differential CRI pins for convenience when the input is used in a single-ended mode.

The multiplied clock output (MCO) is an LVDS differential signal used to drive the high-speed shift registers in either the SN65LVDS151 serializer-transmitter or the SN65LVDS152 receiver-deserializer. The link clock reference output (LCRO) is an LVDS differential signal provided to the SN65LVDS151 serializer-transmitter for transmission over the link.

An internal power on reset and an enable input (EN) control the operation of the SN65LVDS150. When V_{CC} is below 1.5 V, or when EN is low, the device is in a low power disabled state and the MCO and LCRO differential outputs are in a high-impedance state. When V_{CC} is above 3 V and EN is high, the device and the two differential outputs are enabled and operating to specifications. The link clock reference output enable input (LCRO_EN) is used to turn off the LCRO output when it is not being used. A band select input (BSEL) is used to optimize the VCO performance as a function of M-clock frequencies and M multiplier that is being used: The f_{max} parameter in the switching characteristic table includes details on the MCO frequency and choices of BSEL and M.

block diagram






frequency multiplier value table

MULTIPLIER			M5	RECOMMEND	DED f _{IN} (MHz)			
(m)	IVI I	IVIZ	IVIS	IVI4	CIVI	BSEL = 0	BSEL = 1	
4	L	L	L	L	L	f _{IN} < 12.50	12.50 ≤ f _{IN}	
†	L	L	L	L	Н	NA	NA	
6	L	L	L	Н	L	f _{IN} < 8.33	8.33 ≤ f _{IN}	
†	L	L	L	Н	Н	NA	NA	
8	L	L	Н	L	L	f _{IN} < 12.50	12.50 ≤ f _{IN}	
9	L	L	Н	L	Н	f _{IN} < 11.11	11.11 ≤ f _{IN}	
10	L	L	Н	Н	L	f _{IN} < 10.00	$10.00 \le f_{IN}$	
†	L	L	Н	Н	Н	NA	NA	
12	L	Н	L	L	L	f _{IN} < 8.3	8.3 ≤ f _{IN}	
13	L	Н	L	L	Н	f _{IN} < 7.7	7.7 ≤ f _{IN}	
14	L	Н	L	Н	L	f _{IN} < 7.14	7.14 ≤ f _{IN}	
15	L	Н	L	Н	Н	f _{IN} < 6.67	6.67 ≤ f _{IN}	
16	L	Н	Н	L	L	f _{IN} < 6.25	6.25 ≤ f _{IN}	
17	L	Н	Н	L	Н	f _{IN} < 5.88	5.88 ≤ f _{IN}	
18	L	Н	Н	Н	L	f _{IN} < 5.56	5.56 ≤ f _{IN}	
19	L	Н	Н	Н	Н	f _{IN} < 5.26	5.26 ≤ f _{IN}	
20	Н	L	L	L	L	$f_{IN} = 5.00$	5.00 ≤ f _{IN}	
22	Н	L	L	L	Н	NA	5.00 ≤ f _{IN}	
24	Н	L	L	Н	L	NA	5.00 ≤ f _{IN}	
26	Н	L	L	Н	Н	NA	5.00 ≤ f _{IN}	
28	Н	L	Н	L	L	NA	5.00 ≤ f _{IN}	
30	Н	L	Н	L	Н	NA	5.00 ≤ f _{IN}	
32	Н	L	Н	Н	L	NA	5.00 ≤ f _{IN}	
34	Н	L	Н	Н	Н	NA	5.00 ≤ f _{IN}	
36	Н	Н	L	L	L	NA	5.00 ≤ f _{IN}	
38	Н	Н	L	L	Н	NA	$5.00 \le f_{IN}$	
40	Н	Н	L	Н	L	NA	$5.00 \le f_{IN}$	
†	Н	Н	L	Н	Н	NA	NA	
†	Н	Н	Н	L	L	NA	NA	
†	Н	Н	Н	L	Н	NA	NA	
†	Н	Н	Н	Н	L	NA	NA	
†	Н	Н	Н	Н	Н	NA	NA	

H = high level, L= low level † = Reserved

equivalent input and output schematic diagrams



Terminal Functions

TERMINAL		1/0		DESCRIPTION	
NAME	NO.	I/O	TYPE	DESCRIPTION	
BSEL	11	I	LVTTL	Band select. Used to optimize VCO performance for minimum M-clock jitter: Se recommended f _{max} in the frequency multiplier value table.	
CRI+, CRI-	2, 3	Ι	LVDS	Clock reference input. This is the reference clock signal for the PLL frequency multiplier.	
EN	17	Ι	LVTTL	Enable input. Used to disable the device to a low power state. A high level input enables the device, a low level input disables the device.	
GND	5, 12, 18, 22, 24	I	NA	Circuit ground	
LCRO-, LCRO+	13, 14	0	LVDS	Link clock reference output. This is the data block synchronization clock signal from the PLL frequency multiplier.	
LCRO_EN	16	I	LVTTL	LCRO enable. Used to turn off the LCRO outputs when they are not used. A high level input enables the LCRO output; a low level input disables the LCRO output.	
LVO	15	0	LVTTL	Lock/valid output. This is signal required for proper Muxlt system operation. It is to be directly connected to the LVI inputs of SN65LVDS151 or SN65LVDS152 devices. It is used to inhibit the operation of those devices until after the PLL has stabilized. It remains at a low level following a reset until the PLL has become phase locked. A low to high-level transition indicates phase lock has occurred.	
M1-M5	6–10	ı	LVTTL	Multiplier value selection inputs. These inputs determine the frequency multiplication ratio M.	
MCO-, MCO+	19,20	0	LVDS	M-clock output. This is the high frequency multiplied clock output from the PLL frequency multiplier. It is used by the companion serializer or deserializer devices to synchronizes the transmission or reception of data	
NC	21, 23, 26–28		NA	These pins are not connected and may be left open.	
Vcc	1, 25		NA	Supply voltage	
VT	4		NA	Voltage reference. A $V_{\rm CC}/2$ reference supplied for the unused CRI input when operated in a single-ended mode.	

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC} (see Note 1)	0.5 V to 4 V
Voltage range: EN, BSEL, LCRO_EN, or M1–M5 inputs	0.5 V to 6 V
CRI input	0.5 V to 4 V
LCRO±, MCO± outputs	
Electrostatic discharge: Human body model (CRI±, LCRO±, MCO±, and GNI	O (see Note 2) ±12 kV
All pins	±2 kV
Charged-device model (all pins) (see Note 3)	±500 V
Continuous total power dissipation	. See Dissipation Rating Table
Storage temperature range, T _{stq}	65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltages, except differential I/O bus voltages, are with respect to the network ground terminal.

- 2. Tested in accordance with JEDEC Standard 22, Test method A114-B.
- 3. Tested in accordance with JEDEC Standard 22, Test method C101.

DISSIPATION RATING TABLE

PACKAGE	$T_{\mbox{\scriptsize A}} \le 25^{\circ}\mbox{\scriptsize C}$ POWER RATING	DERATING FACTOR [‡] ABOVE T _A = 25°C	T _A = 85°C POWER RATING
PW	1207 mW	9.6 mW/°C	628 mW

[‡] This is the inverse of the junction-to-ambient thermal resistance when board-mounted and with no air flow.



SN65LVDS150 MuxIt™ PLL FREQUENCY MULTIPLIER

SLLS443 – DECEMBER 2000

recommended operating conditions

	MIN	NOM	MAX	UNIT	
Supply voltage, V _{CC}	3	3.3	3.6	V	
High-level input voltage, VIH					V
Low-level input voltage, V _{IL}	EN, BSEL, LCRO_EN, M1 – M5			0.8	V
Magnitude of differential input voltage, V _{ID}	CRI	0.1		0.6	V
Common-mode input voltage, V _{IC}	V _{ID} 2		$2.4 - \frac{ V_{ID} }{2}$	٧	
Operating free-air temperature, T _A	-40		V _{CC} – 0.8	°C	

timing requirements

	MIN	TYP MAX	UNIT
Input clock cycle time, t _{C(1)}	20	200	ns
High-level input clock pulse width duration, t _{W(1)}	0.4 t _{c(1)}	0.6 t _{C(1)}	
Input clock frequency, CRI, f(clock)	5	50	MHz



electrical characteristics over recommended operating conditions (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT	
V _{IT+}	Positive-going differential in voltage	put threshold	Coo Figure 4 and Table 4			100	mV	
V _{IT} –	Negative-going differential voltage	nput threshold	See Figure 1 and Table 1	-100			mV	
Vod(ss)	Steady-state differential out	put voltage	$R_L = 100 \Omega$, See Figure 3	247	340	454	mV	
Δ V _{OD(SS)}	Change in steady-state different voltage magnitude between		V _{ID} = ±100 mV, See Figures 2 and 3	-50		50	mV	
V _{OC(SS)}	Steady-state common-mod	e output voltage		1.125		1.375	V	
ΔV _{OC} (SS)	Change in steady-state convoltage between logic state		See Figure 4	-50		50	mV	
V _{OC(PP)}	Peak-to-peak change comr voltage	non-mode output			50	150	mV	
Vон	High-level output voltage (L	.VO)	I _{OH} = -8 mA	2.4			V	
VOL	Low-level output voltage (L'	VO)	$I_{OL} = 8 \text{ mA}$			0.4	V	
V _(T)	Threshold reference bias voltage		–100 μA ≤ I _O ≤ 100 μA	$\frac{V_{CC}}{2} - 0.15$	<u>\</u>	$\frac{V_{CC}}{2} + 0.15$	V	
lcc	Supply current		Enabled, R_L = 100 Ω , $CRI\pm$ open		25	70	mA	
			Disabled		2.5	6		
 t	Input current (CRI inputs)		V _I = 0	-20		-2	μА	
-1			V _I = 2.4 V	-1.2			μα .	
I _(ID)	Differential input current (II)	√ – IIB) (CRI inputs)	$V_{IC} = 0.05 \text{ V or } 2.35 \text{ V},$ $V_{ID} = \pm 0.1 \text{ V}$	-2		2	μΑ	
I _{I(OFF)}	Power-off input current (CR	l inputs)	$V_{CC} = 0 \text{ V}, V_{I} = 3.6 \text{ V}$			20	μΑ	
lін	High-level input current	M1–M5, EN	V _{IH} = 2 V			20	μΑ	
'IH	r light level input editent	BSEL, LCRO_EN	VIH - 2 V	-10			μΑ	
IIL	Low-level input current M1–M5, EN BSEL, LCRO_EN		V _{IL} = 0.8 V	-20		10	μΑ	
	Short-circuit output		V_{O+} or = V_{O-} = 0 V	-10		10	_	
los	current	MCO, LCRO	V _{OD} = 0 V	-10	-	10	mA	
loz	High-impedance output current	MCO, LCRO	VO = 0 V or VCC	- 5		5	μΑ	
l _{O(OFF)}	Power-off output current		$V_{CC} = 1.5 \text{ V}$, $V_{O} = 3.6 \text{ V}$	-5		5	μА	
Cl	Input capacitance (CRI input	uts)	$V_{ID} = [(0.4\sin(4E6\pi t) = 0.5] V$		3		pF	

[†] All typical values are at $T_A = 25^{\circ}C$ and with $V_{CC} = 3.3 \text{ V}$.

switching characteristics over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS		MIN	TYP†	MAX	UNIT		
	MCO output clock period jit-	р–р	EN = 1,	BSEL = 1,		200			
	ter‡	rms	LCRO_EN = 1,	M = 40,		20		ps	
t(lock)	Lock (stabilization time)§		f _I = 5 MHz			0.2	1	ms	
t _{w(2)}	Multiplied clock output pulse wid	lth	R _L = 100 Ω, C _L =	: 10 pF,	0.4t _{C(2)}		0.6t _C (2)		
t _r	Differential output signal rise tim	e (MCO, LCRO)	See Figure 5		0.3	0.6	1.5		
t _f	Differential output signal fall time	e (MCO, LCRO)	1		0.3	0.6	1.5	ns	
		f _I = 5 MHz, M = 4	D 400.0		-2.5	0	2.5	ns	
t(OS)	CRI↑ to MCO↑ offset time	f _I = 10 MHz, M = 10	$R_L = 100 \Omega,$ C See Figure 6	$C_L = 10 pF,$	-1.5	0	1.5		
		f _I = 5 MHz, M = 40			-1.65	0	1.65		
		f _I = 5 MHz, M = 4	D 400.0		0.5	2.5	6		
t _d	MCO↑ before LCRO↑, time delay	f _I = 10 MHz, M = 10	$R_L = 100 \Omega$, $C_L = 1$ See Figure 6	$C_L = 10 \text{ pF},$	0.5	2.5	6	ns	
	delay	f _I = 5 MHz, M = 40	occ rigare c		0.5	2.5	4.5		
				6	200				
 _	Maximum MCO autaut fraguesa			BSEL =1, M ≠ 4, 6				MHz	
fmax	Maximum MCO output frequency		BSEL =0, M = 4, 6	3	50			IVIHZ	
					100				

[†] All typical values are at $T_A = 25^{\circ}$ C and with $V_{CC} = 3.3 \text{ V}$.

PARAMETER MEASUREMENT INFORMATION




Figure 1. Receiver Input Voltage Definitions

[‡] Output clock jitter is the change in the output clock period from one cycle to the next cycle observed over 10,000 cycles with a source having less than 10 psec jitter rms.

[§] Lock time is measured from the application of the clock reference input signal to the assertion of a high-level lock/valid output.

PARAMETER MEASUREMENT INFORMATION

Table 1. Receiver Minimum and Maximum Input Threshold Test Voltages

APPLIED VOLTAGES		RESULTING DIFFERENTIAL INPUT VOLTAGE	RESULTING COMMON- MODE INPUT VOLTAGE
V _(IA)	V _(IB)	V _{ID}	VIC
1.25 V	1.15 V	100 mV	1.2 V
1.15 V	1.25 V	−100 mV	1.2 V
2.4 V	2.3 V	100 mV	2.35 V
2.3 V	2.4 V	−100 mV	2.35 V
0.1 V	0 V	100 mV	0.05 V
0 V	0.1 V	−100 mV	0.05 V
1.5 V	0.9 V	600 mV	1.2 V
0.9 V	1.5 V	−600 mV	1.2 V
2.4 V	1.8 V	600 mV	2.1 V
1.8 V	2.4 V	−600 mV	2.1 V
0.6 V	0 V	600 mV	0.3 V
0 V	0.6 V	−600 mV	0.3 V




Figure 2. Driver Output Voltage and Current Definitions





Figure 3. V_{OD} Test Circuit




NOTE A: All input pulses are supplied by a generator having the following characteristics: t_{Γ} or $t_{\Gamma} \le 1$ ns, pulse repetition rate (PRR) = 0.5 Mpps, Pulse width = 500 ± 10 ns. C_L includes instrumentation and fixture capacitance within 0,06 m of the D.U.T. The measurement of $V_{OC}(PP)$ is made on test equipment with a -3 dB bandwidth of at least 5 GHz.

Figure 4. Test Circuit and Definitions for the Driver Common-Mode Output Voltage



PARAMETER MEASUREMENT INFORMATION



NOTE A: All input pulses are supplied by a generator having the following characteristics: t_f or $t_f \le 1$ ns, pulse repetition rate (PRR) = 50 Mpps, Pulse width = 10 ± 0.2 ns . C_1 includes instrumentation and fixture capacitance within 0,06 m of the D.U.T.

Figure 5. Test Circuit, Timing, and Voltage Definitions for the Differential Output Signal





Figure 6. Output Timing Waveform Definitions




NOTE: M = Multiplying Value (see Page 3)



TYPICAL CHARACTERISTICS


basic applications examples

Parallel data path width between 4 and 10 bits, only one LVDS data link required.



TYPICAL CHARACTERISTICS


Parallel data path width between 11 and 20 bits, aggregate data rate low enough to allow transmission over one LVDS data link, sharing of PLL-FM between serializer-transmitter and receiver-deserializer chips at each end.





TYPICAL CHARACTERISTICS

Parallel data path width between 11 and 20 bits, aggregate data rate requires transmission over two separate LVDS data links, sharing of PLL-FM between serializer-transceiver and receiver-deserializer chips at each end.






MECHANICAL INFORMATION

PW (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

14 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated