- 100-Mbps to 400-Mbps Serial LVDS Data Payload Bandwidth at 10-MHz to 40-MHz System Clock
- Pin-Compatible Superset of NSM DS92LV1021/DS92LV1212
- Chipset (Serializer/Deserializer) Power Consumption <350 mW (Typ) at 40 MHz
- Synchronization Mode for Faster Lock

- Lock Indicator
- No External Components Required for PLL
- Low-Cost 28-Pin SSOP Package
- Industrial Temperature Qualified,
 T_A = −40°C to 85°C
- Programmable Edge Trigger on Clock (Rising or Falling Edge)
- Flow-Through Pinout for Easy PCB Layout

SN65LV1021 Serializer

_			_
SYNC1 🖂	1 0	28	DV _{CC}
SYNC2 \Box	2	27	DV _{CC}
D _{IN0} \Box	3	26	□ AV _{CC}
D _{IN1} \Box	4	25	AGND AGND
D _{IN2} □□	5	24	PWRDN
D _{IN3} □□□	6	23	□□ AGND
D _{IN4} □□	7	22	□ D _O +
D _{IN5} □□	8	21	□ D _O -
D _{IN6} □□	9	20	AGND
D _{IN7} □□□	10	19	□□ DEN
D _{IN8} \Box	11	18	AGND
D _{IN9} $\Box\Box$	12	17	□□ AV _{CC}
TCLK_R/F	13	16	DGND DGND
TCLK 🖂	14	15	DGND DGND
Į.			J

SN65LV1212 Deserializer

ĺ			1
AGND 🗀	1 0	28	R _{OUT0}
RCLK_R/F □□□	2	27	R _{OUT1}
REFCLK 🗀	3	26	R _{OUT2}
AV _{CC} □□	4	25	R _{OUT3}
R _I + □□	5	24	\square R _{OUT4}
R_{\vdash}	6	23	□□ DV _{CC}
PWRDN 🗆	7	22	DGND
REN 🗀	8	21	DV _{CC}
RCLK 🗀	9	20	DGND
LOCK \Box	10	19	R _{OUT5}
AV _{CC} □□	11	18	R _{OUT6}
AGND \Box	12	17	R _{OUT7}
AGND 🗀	13	16	R _{OUT8}
DGND 🗀	14	15	R _{OUT9}
			I

description

The SN65LV1021 serializer and SN65LV1212 deserializer comprise a 10-bit serdes chipset designed to transmit and receive serial data over LVDS differential backplanes at equivalent parallel word rates from 10 MHz to 40 MHz. Including overhead, this translates into a serial data rate between 120-Mbps and 480-Mbps payload-encoded throughput.

Upon power up, the chipset link can be initialized via a synchronization mode with internally generated SYNC patterns, or the deserializer can be allowed to synchronize to random data. By using the synchronization mode, the deserializer establishes lock within specified, shorter time parameters.

The device can be entered into a power-down state when no data transfer is required. Alternatively, a mode is available to place the output pins in the high-impedance state without losing PLL lock.

The SN65LV1021 and SN65LV1212 are characterized for operation over ambient air temperature of –40°C to 85°C.

ORDERING INFORMATION


DEVICE	PART NUMBER
Serializer	SN65LV1021DB
Deserializer	SN65LV1212DB



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



block diagrams



functional description

The SN65LV1021 and SN65LV1212 are a 10-bit serializer/deserializer chipset designed to transmit data over differential backplanes or unshielded twisted pair (UTP) at clock speeds from 10 MHz to 40 MHz. The chipset has five states of operation: initialization mode, synchronization mode, data transmission mode, power-down mode, and high-impedance mode. The following sections describe each state of operation.

initialization mode

Initialization of both devices must occur before data transmission can commence. Initialization refers to synchronization of the serializer and deserializer PLLs to local clocks.

When V_{CC} is applied to the serializer and/or deserializer, the respective outputs enter the high-impedance state, while on-chip power-on circuitry disables internal circuitry. When V_{CC} reaches 2.45 V, the PLL in each device begins locking to a local clock. For the serializer, the local clock is the transmit clock (TCLK) provided by an external source. For the deserializer, a local clock must be applied to the REFCLK pin. The serializer outputs remain in the high-impedance state, while the PLL locks to the TCLK.



functional description (continued)

synchronization mode

The deserializer PLL must synchronize to the serializer in order to receive valid data. Synchronization can be accomplished in one of two ways:

Rapid Synchronization: The serializer has the capability to send specific SYNC patterns consisting of six
ones and six zeros switching at the input clock rate. The transmission of SYNC patterns enables the
deserializer to lock to the serializer signal within a deterministic time frame. This transmission of SYNC
patterns is selected via the SYNC1 and SYNC2 inputs on the serializer. Upon receiving valid a SYNC1 or
SYNC2 pulse (wider than 6 clock cycles), 1026 cycles of SYNC pattern are sent.

When the deserializer detects edge transitions at the LVDS input, it attempts to lock to the embedded clock information. The deserializer $\overline{\text{LOCK}}$ output remains high while its PLL locks to the incoming data or SYNC patterns present on the serial input. When the deserializer locks to the LVDS data, the $\overline{\text{LOCK}}$ output goes low. When $\overline{\text{LOCK}}$ is low, the deserializer outputs represent incoming LVDS data. One approach is to tie the deserializer $\overline{\text{LOCK}}$ output directly to SYNC1 or SYNC2.


• Random-Lock Synchronization: The deserializer can attain lock to a data stream without requiring the serializer to send special SYNC patterns. This allows the SN65LV1212 to operate in open-loop applications. Equally important is the deserializer's ability to support hot insertion into a running backplane. In the open-loop or hot-insertion case, it is assumed the data stream is essentially random. Therefore, because lock time varies due to data stream characteristics, the exact lock time cannot be predicted. The primary constraint on the random lock time is the initial phase relation between the incoming data and the REFCLK when the deserializer powers up.

The data contained in the data stream can also affect lock time. If a specific pattern is repetitive, the deserializer could enter false lock—falsely recognizing the data pattern as the start/stop bits. This is referred to as repetitive multitransition (RMT); see Figure 1 for RMT examples. RMT occurs when more than one low-high transition takes place per clock cycle over multiple cycles. In the worst case, the deserializer could become locked to the data pattern rather than the clock. Circuitry within the deserializer can detect that the possibility of false lock exists. Upon detection, the circuitry prevents the LOCK output from becoming active until the potential false lock pattern changes. Notice that the RMT pattern only affects the deserializer lock time, and once the deserializer is in lock, the RMT pattern does not affect the deserializer state as long as the same data boundary happens each cycle. The deserializer does not go into lock unitil it finds a unique four consecutive cycles of data boundary (stop/start bits) at the same position.


The deserializer stays in lock until it cannot detect the same data boundary (stop/start bits) for four consecutive cycles. Then the desiralizer goes out of lock and hunts for the new data boundary (stop/start bits). In the event of loss of synchronization, the $\overline{\text{LOCK}}$ pin output goes high and the outputs (including RCLK) enter a high-impedance state. The user's system should monitor the $\overline{\text{LOCK}}$ pin in order to detect a loss of synchronization. Upon detection of loss of lock, sending sync patterns for resynchronization is desirable if reestablishing lock within a specific time is critical. However, the deserializer can lock to random data as previously noted.

synchronization mode (continued)

 D_{IN0} Held Low and D_{IN1} Held High



D_{IN4} Held Low and D_{IN5} Held High



DIN8 Held Low and DIN9 Held High




Figure 1. RMT Pattern Examples

data transmission mode

After initialization and synchronization, the serializer accepts parallel data from inputs $D_{IN0}-D_{IN9}$. The serializer uses the TCLK input to latch the incoming data. The TCLK_R/ \overline{F} pin selects which edge the serializer uses to strobe incoming data. If either of the SYNC inputs is high for 6 TCLK cycles, the data at $D_{IN0}-D_{IN9}$ is ignored regardless of the clock edge selected and 1026 cycles of SYNC pattern are sent.

After determining which clock edge to use, a start and stop bit, appended internally, frames the data bits in the register. The start bit is always high and the stop bit is always low. The start and stop bits function as the embedded clock bits in the serial stream.

The serializer transmits serialized data and appended clock bits (10+2 bits) from the serial data output (DO \pm) at 12 times the TCLK frequency. For example, if TCLK is 10 MHz, the serial rate is $10 \times 12 = 120$ Mbps. Because only 10 bits are input data, the useful data rate is 10 times the TCLK frequency. For instance, if TCLK = 12 MHz, the useful data rate is $10 \times 12 = 120$ Mbps. The data source, which provides TCLK, must be in the range of 10 MHz to 40 MHz.



functional description (continued)

The serializer outputs (DO±) can drive point-to-point connections or limited multipoint or multidrop backplanes. The outputs transmit data when the enable pin (DEN) is high, PWRDN is high, and SYNC1 and SYNC2 are low. When DEN is driven low, the serializer output pins enter the high-impedance state.

Once the deserializer has synchronized to the serializer, the \overline{LOCK} pin transitions low. The deserializer locks to the embedded clock and uses it to recover the serialized data. R_{OUTX} data is valid when \overline{LOCK} is low, otherwise $R_{OUT0}-R_{OUT9}$ is invalid. The $R_{OUT0}-R_{OUT9}$ data is strobed out by RCLK. The specific RCLK edge polarity to be used is selected by the RCLK_R/F input. The $R_{OUT0}-R_{OUT9}$, \overline{LOCK} and RCLK outputs can drive a maximum of three CMOS input gates (15-pF load, total for all three) with a 40-MHz clock.

power down

When no data transfer is required, the power-down mode can be used. The serializer and deserializer use the power-down mode, a low-power sleep mode, to reduce power consumption. The deserializer enters power down when you drive PWRDN and REN low. The serializer enters power down when the PWRDN is driven low. In power down, the PLL stops and the outputs enter a high-impedance state, which disables load current and reduces supply current to the milliampere range. To exit power down, you must drive the PWRDN pin high.

Before valid data exchanges between the serializer and deserializer can resume, you must reinitialize and resynchronize the devices to each other. Initialization of the serializer takes 1026 TCLK cycles. The deserializer initializes and drives LOCK high until lock to the LVDS clock occurs.

high-impedance mode

The serializer enters the high-impedance mode when the DEN pin is driven low. This puts both driver output pins (DO+ and DO-) into a high-impedance state. When you drive DEN high, the serializer returns to its previous state, as long as all other control pins remain static (SYNC1, SYNC2, \overline{PWRDN} , $TCLK_R/\overline{F}$). When the REN pin is driven low, the deserializer enters high-impedance mode. Consequently, the receiver output pins (R_{OUT0}-R_{OUT9}) and RCLK are placed into the high-impedance state. The \overline{LOCK} output remains active, reflecting the state of the PLL.

Deserializer Truth Table

INPUT	S	OUTPUTS			
PWRDN	REN	ROUT[0:9]	RCLK		
Н	Н	Z	Н	Z	
Н	Н	Active	L	Active	
L	Х	Z	Z	Z	
Н	L	Z	Active	Z	

- NOTES: 1. LOCK output reflects the state of the deserializer with regard to the selected data stream.
 - RCLK active indicates the RCLK is running if the deserializer is locked. The timing of RCLK with respect to ROUT is determined by RCLK_R/F.
 - 3. ROUT and RCLK are 3-stated when LOCK is asserted high.



Terminal Functions

serializer

PIN	NAME	DESCRIPTION
1, 2	SYNC1, SYNC2	LVTTL logic inputs SYNC1 and SYNC2 are ORed together. When at least one of the two pins is asserted high for 6 cycles of TCLK, the serializer initiates transmission of a minimum 1026 SYNC patterns. If after completion of transmission of 1026 patterns SYNC continues to be asserted, then the transmission continues until SYNC is driven low and if the time SYNC holds > 6 cycles, another 1026 SYNC pattern transmission initiates.
3-12	D _{IN0} -D _{IN9}	Parallel LVTTL data inputs
13	TCLK_R/F	LVTTL logic input. Low selects a TCLK falling-edge data strobe; high selects a TCLK rising-edge data strobe.
14	TCLK	LVTTL-level reference clock input. The SN65LV1021 accepts a 10-MHz to 40-MHz clock. TCLK strobes parallel data into the input latch and provides a reference frequency to the PLL.
15, 16	DGND	Digital circuit ground
18, 20, 23, 25	AGND	Analog circuit ground (PLL and analog circuits)
17, 26	AVCC	Analog circuit power supply (PLL and analog circuits)
19	DEN	LVTTL logic input. Low puts the LVDS serial output into the high-impedance state. High enables serial data output.
21	D _O -	Inverting LVDS differential output
22	D _O +	Noninverting LVDS differential output
27, 28	DVCC	Digital circuit power supply
24	PWRDN	LVTTL logic input. Asserting this pin low turns off the PLL and places the outputs into the high-impedance state, putting the device into a low-power mode.

deserializer

PIN	NAME	DESCRIPTION
3	REFCLK	LVTTL logic input. Use this pin to supply a REFCLK signal for the internal PLL frequency.
15-19, 24-28	R _{OUT0} _R _{OUT9}	Parallel LVTTL data outputs
2	RCLK_R/F	LVTTL logic input. Low selects an RCLK falling-edge data strobe; high selects an RCLK rising-edge data strobe.
9	RCLK	LVTTL-level output recovered clock. Use RCLK to strobe ROUTx.
14, 20, 22	DGND	Digital circuit ground
1, 12, 13	AGND	Analog circuit ground (PLL and analog circuits)
4, 11	AVCC	Analog circuit power supply (PLL and analog circuits)
8	REN	LVTTL logic input. Low places R _{OUT0} -R _{OUT9} , LOCK, and RCLK in the high-impedance state.
5	R _I +	Serial data input. Noninverting LVDS differential input
6	R _I –	Serial data input. Inverting LVDS differential input
10	LOCK	LVTTL-level output. LOCK goes low when the deserializer PLL locks onto the embedded clock edge.
21, 23	DVCC	Digital circuit power supply
7	PWRDN	LVTTL logic input. Asserting this pin low turns off the PLL and places outputs into a high-impedance state, putting the device into a low-power mode.



SLLS526F - FEBRUARY 2002 - REVISED NOVEMBER 2002

absolute maximum ratings (unless otherwise noted)†

V _{CC} to GND	$-0.3\ V$ to 4 V
LVTTL input voltage	$-0.3 \text{ V to } (V_{CC} + 0.3 \text{ V})$
LVTTL output voltage	$-0.3 \text{ V to } (V_{CC} + 0.3 \text{ V})$
LVDS receiver input voltage	0.3 V to 3.9 V
LVDS driver output voltage	0.3 V to 3.9 V
LVDS output short circuit duration	Continuous
Electrostatic discharge: HBM	up to 6 kV
MM	up to 200 V
Junction temperature	150°C
Storage temperature	– 65°C to 150°C
Lead temperature (soldering, 4 seconds)	260°C
Maximum package power dissipation, T _A = 25°C	1.27 W
Package derating	10.3 mW/°C above 25°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, V _{CC} [‡]	3	3.3	3.6	V
Receiver input voltage range	0		2.4	V
Receiver input common mode range, V _{CM}	$\frac{V_{ID}}{2}$		$2.4 - \left(\frac{V_{ID}}{2}\right)$	V
Supply noise voltage			100	mV _P _P
Operating free-air temperature, T _A	-40	25	85	°C

[‡] By design, DVCC and AVCC are separated internally and does not matter what the difference is for | DVCC–AVCC |, as long as both are within 3 V to 3.6 V.

SLLS526F - FEBRUARY 2002 - REVISED NOVEMBER 2002

electrical characteristics over recommended operating supply and temperature ranges (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	S	MIN	TYP	MAX	UNIT
SERIAL	IZER LVCMOS/LVTTL DC SPECIFICATION	S (see Note 4)		•			
VIH	High-level input voltage			2		Vcc	V
VIL	Low-level input voltage			GND		0.8	V
VCL	Input clamp voltage	I _{CL} = -18 mA				-1.5	V
I _{IN}	Input current (see Note 5)	V _{IN} = 0 V or 3.6 V		-200	±100	200	μΑ
DESERI	IALIZER LVCMOS/LVTTL DC SPECIFICATI	ONS (see Note 6)					
VIH	V _{IH} High-level input voltage			2		VCC	V
VIL	Low-level input voltage					0.8	V
VCL	Input clamp voltage	I _{CL} = -18 mA			-0.62	-1.5	V
IIN	Input current	V _{IN} = 0 V or 3.6 V		-200		200	μΑ
VOH	High-level output voltage	$I_{OH} = -5 \text{ mA}$		2.2	3	Vcc	V
VOL	Low-level output voltage	I _{OL} = 5 mA		GND	0.25	0.5	V
los	Output short-circuit current	V _{OUT} = 0 V		-15	-47	-85	mA
loz	High-impedance output current	PWRDN or REN = 0.8 V, V _{OUT} =	-10	±1	10	μΑ	
SERIAL	IZER LVDS DC SPECIFICATIONS (apply to	pins DO+ and DO-)					
VOD	Output differential voltage (DO+)-(DO-)		350	400		mV	
ΔVOD	Output differential voltage unbalance	B 27 O. Soo Figure 19			35	mV	
Vos	Offset voltage	$R_L = 27 \Omega$, See Figure 18	1.1	1.2	1.3	V	
ΔVOS	Offset voltage unbalance					35	mV
los	Output short circuit current	$D0 = 0 \text{ V}, D_{INX} = \text{high}, \overline{PWRDN}$ as	nd DEN = 2.4 V		-10	-90	mA
loz	High-impedance output current	$\overline{\text{PWRDN}}$ or DEN = 0.8 V, DO = 0 V	√ or V _C C	-10	±1	10	μΑ
lox	Power-off output current	$V_{CC} = 0 \text{ V}, DO = 0 \text{ V or } V_{CC}$		-20	±1	20	μΑ
DESER	ALIZER LVDS DC SPECIFICATIONS (appl	y to pins RI+ and RI–)					
VTH	Differential threshold high voltage	V _{CM} = 1.1 V				50	mV
VTL	Differential threshold low voltage			-50			mV
	logut ourront	V _{IN} = 2.4 V, V _{CC} = 3.6 V or 0 V		-10	±1	15	
IN	Input current	V _{IN} = 0 V, V _{CC} = 3.6 V or 0 V		-10	±0.05	10	μΑ
SERIAL	IZER SUPPLY CURRENT (applies to pins	DVCC and AVCC)					
loop	Sorializar cumply current worst sees	$R_L = 27 \Omega$, See Figure 2	f = 40 MHz		40	50	mA
ICCD	Serializer supply current, worst case	INL = 27 32, See Figure 2	f = 10 MHz		20	25	IIIA
ICCXD	Serializer supply current, power down	PWRDN = 0.8 V			200	500	μΑ
DESER	ALIZER SUPPLY CURRENT (applies to pi	ns DVCC and AVCC)					
loop	Deserializer supply current, worst case	C _L = 15 pF, See Figure 3	f = 40 MHz		63	75	mA
ICCR	Dosonanzor suppry current, worst case		f = 10 MHz		15	35	111/5
ICCXR	Deserializer supply current, power down	PWRDN = 0.8 V, REN = 0.8 V			0.36	1	mA

NOTES: 4. Apply to $D_{\overline{IN0}} - D_{\overline{IN9}}$, TCLK, \overline{PWRDN} , TCLK_R/ \overline{F} , SYNC1, SYNC2, DEN

5. High I_{IN} values are <u>due to pull-up</u> and <u>pull-down resistors</u> on the inputs.

6. Apply to input pins PWRDN, RCLK_R/F, REN, REFCLK; apply to output pins R_{OUTX}, RCLK, LOCK



SLLS526F - FEBRUARY 2002 - REVISED NOVEMBER 2002

serializer timing requirements for TCLK over recommended operating supply and temperature ranges (unless otherwise specified)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
tTCP	Transmit clock period		25	Т	100	ns
tTCIH	Transmit clock high time		0.4T	0.5T	0.6T	ns
^t TCIL	Transmit clock low time		0.4T	0.5T	0.6T	ns
t _t (CLK)	TCLK input transition time	See Figure 6		3	6	ns
tJIT	TCLK input jitter				150	ps (RMS)

serializer switching characteristics over recommended operating supply and temperature ranges (unless otherwise specified)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
tTLH(L)	LVDS low-to-high transition time	$R_L = 27 \Omega$, $C_L = 10 pF$ to GND,		0.2	1	ns
tTHL(L)	LVDS high-to-low transition time	See Figure 4		0.25	1	ns
t _{su(DI)}	D _{IN0} -D _{IN9} setup to TCLK	$R_L = 27 \Omega$, $C_L = 10 pF to GND$,	1	0		ns
th(D)	D _{IN0} -D _{IN9} hold from TCLK	See Figure 7	6.5	4.5		ns
t _d (HZ)	DO± high-to-high impedance state delay			2.5	5	ns
t _{d(LZ)}	DO± low-to-high impedance state delay	See Figure 7 lay $R_L = 27 \Omega$, $C_L = 10 pF$ to GND, See Figure 8 $R_L = 27 \Omega$, See Figure 9 and $R_L = 27 \Omega$, See Figure 9 and		2.5	5	ns
t _d (ZH)	DO± high-impedance state-to-high delay	See Figure 8		2.5	10	ns
t _d (ZL)	DO± high-impedance state-to-low delay	See Figure 4 $R_L = 27 \Omega$, $C_L = 10 \text{ pF to GND}$, See Figure 7 delay $R_L = 27 \Omega$, $C_L = 10 \text{ pF to GND}$, See Figure 8 $R_L = 27 \Omega$, $C_L = 10 \text{ pF to GND}$, C_L		2.7	10	ns
tw(SP)	SYNC pulse duration	$R_L = 27 \Omega$, See Figure 9 and	6×t _{TCP}			ns
t _{PLD}	Serializer PLL lock time	Figure 10	1026×t _{TCP}			ns
^t d(S)	Serializer delay	R_L = 27 Ω, See Figure 11			$\frac{t_{TCP}}{2} + 3$	ns
t(BIT)	Bus LVDS bit width	$R_L = 27 \Omega$, $C_L = 10 pF to GND$		t _{CLK} /12		ns

SLLS526F - FEBRUARY 2002 - REVISED NOVEMBER 2002

deserializer timing requirements for REFCLK over recommended operating supply and temperature ranges (unless otherwise specified)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
tRFCP	REFCLK period		25	Т	100	ns
^t RFDC	REFCLK duty cycle		40%	50%	60%	
t _t (RF)	REFCLK transition time			3	6	ns

deserializer switching characteristics over recommended operating supply and temperature ranges (unless otherwise specified)

	PARAMETER	TEST CONDITIONS	PIN/FREQ	MIN	TYP	MAX	UNIT
tRCP	Receiver out clock period	t(RCP) = t(TCP) See Figure 11	RCLK	25		100	ns
tTLH(C)	CMOS/TTL low-to-high transition time	C _L =15 pF, See Figure 5	R _{OUT0} - R _{OUT} 9, LOCK, RCLK		0.7	2.5	ns
^t THL(C)	CMOS/TTL high-to-low transition time				1.1	2.5	ns
^t d(D)	Deserializer delay, See Figure 12	Room temperature, 3.3 V	10 MHz	2×t _{RCP} + 9		2.833×t _{RCP} + 14	ns
			40 MHz	2×t _{RCP} + 6		2.833×t _{RCP} + 10	
^t su(ROS)	ROUT0-ROUT9 setup data to RCLK	See Figure 13	RCLK	0.4×t _{RCP}	0.5×t _{RCP}		- ns
^t (ROH)	R _{OUT0} -R _{OUT9} hold data to RCLK			-0.4×t _{RCP}	−0.5×t _{RCP}		
t(RDC)	RCLK duty cycle			40%	50%	60%	
^t d(HZ)	High-to-high impedance state delay	See Figure 14	ROUT0- ROUT9, LOCK		6.7	8	ns
^t d(LZ)	Low-to-high impedance state delay				4.6	8	ns
^t d(ZH)	High-impedance state-to-high delay				5.5	8	ns
^t d(ZL)	High-impedance state-to-low delay				4.8	8	ns
^t (DSR1)	Deserializer PLL lock time from PWRDN (with SYNCPAT)	See Figure 15, Figure 16, and Note 7	10 MHz			(1024+26)t _{RFCP}	μs
			40 MHz			(1024+26)t _{RFCP}	
t(DSR2)	Deserializer PLL lock time from SYNCPAT		10 MHz			0.7	
			40 MHz			0.2	
^t d(ZHL)	High-impedance state-to-high delay (power up)		LOCK			3	ns
^t (RNM)	Deserializer noise margin	See Figure 17 and Note 8	10 MHz 40 MHz		3680 1100		ps

NOTES: 7. t_(DSR1) represents the time required for the descrializer to register that a lock has occurred upon power up or when leaving the power-down mode. t_(DSR2) represents the time required to register that a lock has occurred for the powered up and enabled descrializer when the input (RI±) conditions change from not receiving data to receiving synchronization patterns (SYNCPATs). In order to specify descrializer PLL performance t_{DSR1} and t_{DSR2} are specified with REFCLK active and stable and specific conditions of SYNCPATs



^{8.} tRNM represents the phase noise or jitter that the deserializer can withstand in the incoming data stream before bit errors occur.

timing diagrams and test circuits




Figure 2. Worst-Case Serializer I_{CC} Test Pattern




Figure 3. Worst-Case Deserializer I_{CC} Test Pattern




Figure 4. Serializer LVDS Output Load and Transition Times




Figure 5. Deserializer CMOS/TTL Output Load and Transition Times




Figure 6. Serializer Input Clock Transition Time




Figure 7. Serializer Setup/Hold Times




Figure 8. Serializer High-Impedance-State Test Circuit and Timing




Figure 9. Serializer PLL Lock Time and PWRDN High-Impedance-State Delays






Figure 10. SYNC Timing Delays










Figure 12. Deserializer Delay




Figure 13. Deserializer Setup and Hold Times






Figure 14. Deserializer High-Impedance-State Test Circuit and Timing




Figure 15. Receiver LVDS Input Skew Margin





Figure 16. Deserilaizer PLL Lock Time From SyncPAT




tSW: Setup and Hold Time (Internal Data Sampling Window)

tDJIT: Serializer Output Bit Position Jitter That Results From Jitter on TCLK

t_{RNM}: Receiver Noise Margin Time

Figure 17. Receiver LVDS Input Skew Margin



 $V_{OD} = (D_O+) - (D_O-)$ Differential Output Signal Is Shown as $(D_O+) - (D_O-)$


Figure 18. V_{OD} Diagram

MECHANICAL DATA

DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products & application solutions:

Products		Applications		
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio	
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive	
DSP	dsp.ti.com	Broadband	www.ti.com/broadband	
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol	
Logic	logic.ti.com	Military	www.ti.com/military	
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork	
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security	
		Telephony	www.ti.com/telephony	
		Video & Imaging	www.ti.com/video	
		Wireless	www.ti.com/wireless	

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265