

SN65HVD233 SN65HVD234 SN65HVD235

SLLS557B - NOVEMBER 2002 REVISED JUNE 2003

3.3-V CAN TRANSCEIVERS

FEATURES

- **Bus-Pin Fault Protection Exceeds ±36 V**
- **Bus-Pin ESD Protection Exceeds 16-kV HBM**
- Compatible With ISO 11898
- Signaling Rates⁽¹⁾ up to 1 Mbps
- Extended -7-V to 12-V Common-Mode Range
- **High-Input Impedance Allows for 120 Nodes**
- LVTTL I/Os Are 5-V Tolerant
- Adjustable Driver Transition Times for Improved Signal Quality
- **Unpowered Node Does Not Disturb the Bus**
- Low-Current Standby Mode . . . 200-µA
- Low-Current Sleep Mode . . . 50-nA Typical (SN65HVD234)
- **Thermal Shutdown Protection**
- Power-Up / Down Glitch-Free Bus Inputs and **Outputs**
 - High Input Impedance With Low V_{CC}
 - Monolithic Output During Power Cycling
- **Loopback for Diagnostic Functions Available** (SN65HVD233)
- **Loopback for Autobaud Function Available** (SN65HVD235)
- **DeviceNet Vendor ID #806**

APPLICATIONS


- **CAN Data Bus**
- **Industrial Automation**
 - **DeviceNet™ Data Buses**
 - Smart Distributed Systems (SDS™)
- SAE J1939 Standard Data Bus Interface
- NMEA 2000 Standard Data Bus Interface
- ISO 11783 Standard Data Bus Interface

DESCRIPTION


The SN65HVD233, SN65HVD234, and SN65HVD235 are used in applications employing the controller area network (CAN) serial communication physical layer in accordance with the ISO 11898 standard. As a CAN transceiver, each provides transmit and receive capability between the differential CAN bus and a CAN controller, with signaling rates up to 1 Mbps.

Designed for operation in especially harsh environments, the devices feature cross-wire, overvoltage and loss of ground protection to ±36 V, with overtemperature protection and common-mode transient protection of ± 100 V. These devices operate over a -7-V to 12-V common-mode range with a maximum of 60 nodes on a bus.


SN65HVD233 **FUNCTIONAL BLOCK DIAGRAM**



SN65HVD234 **FUNCTIONAL BLOCK DIAGRAM**



SN65HVD235 **FUNCTIONAL BLOCK DIAGRAM**





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

(1)The signaling rate of a line is the number of voltage transitions that are made per second expressed in the units bps (bits per second). DeviceNet is a trademark of Open DeviceNet Vendor Association. Other trademarks are the property of their respective owners.

SLLS557B - NOVEMBER 2002 REVISED JUNE 2003



DESCRIPTION (Continued)

If the common-mode range is restricted to the ISO-11898 Standard range of –2 V to 7 V, up to 120 nodes may be connected on a bus. These transceivers interface the single-ended CAN controller with the differential CAN bus found in industrial, building automation, and automotive applications.

The R_S , pin 8 of the SN65HVD233, SN65HVD234, and SN65HVD235 provides for three modes of operation: high-speed, slope control, or low-power standby mode. The high-speed mode of operation is selected by connecting pin 8 directly to ground, allowing the driver output transistors to switch on and off as fast as possible with no limitation on the rise and fall slope. The rise and fall slope can be adjusted by connecting a resistor to ground at pin 8, since the slope is proportional to the pin's output current. Slope control is implemented with a resistor value of 10 k Ω to achieve a slew rate of \approx 15 V/us and a value of 100 k Ω to achieve \approx 2.0 V/ μ s slew rate. For more information about slope control, refer to the application information section.

The SN65HVD233, SN65HVD234, and SN65HVD235 enter a low-current standby mode during which the driver is switched off and the receiver remains active if a high logic level is applied to pin 8. The local protocol controller reverses this low-current standby mode when it needs to transmit to the bus.

A logic high on the loopback LBK pin 5 of the SN65HVD233 places the bus output and bus input in a high-impedance state. The remaining circuit remains active and available for driver to receiver loopback, self-diagnostic node functions without disturbing the bus.

The SN65HVD234 enters an ultralow-current sleep mode in which both the driver and receiver circuits are deactivated if a low logic level is applied to EN pin 5. The device remains in this sleep mode until the circuit is reactivated by applying a high logic level to pin 5.

The AB pin 5 of the SN65HVD235 implements a bus listen-only loopback feature which allows the local node controller to synchronize its baud rate with that of the CAN bus. In autobaud mode, the driver's bus output is placed in a high-impedance state while the receiver's bus input remains active. For more information on the autobaud mode, refer to the application information section.

SLLS557B - NOVEMBER 2002 REVISED JUNE 2003





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

AVAILABLE OPTIONS

PART NUMBER	LOW POWER MODE	SLOPE CONTROL	DIAGNOSTIC LOOPBACK	AUTOBAUD LOOPBACK
SN65HVD233D	200-μA standby mode	Adjustable	Yes	No
SN65HVD234D	200-μA standby mode or 50-nA sleep mode	Adjustable	No	No
SN65HVD235D	200-μA standby mode	Adjustable	No	Yes

ORDERING INFORMATION

PACKAGE (D)	MARKED AS
SN65HVD233D	VP233
SN65HVD233DR(1)	VP233
SN65HVD234D	VP234
SN65HVD234DR(1)	VP234
SN65HVD235D	VPOOF
SN65HVD235DR ⁽¹⁾	VP235

⁽¹⁾ R suffix indicated tape and reel

POWER DISSIPATION RATINGS

PACKAGE	CIRCUIT BOARD	T _A ≤ 25°C POWER RATING	DERATING FACTOR ⁽¹⁾ ABOVE T _A = 25°C	T _A = 85°C POWER RATING	T _A = 125°C POWER RATING
D	Low-K	596.6 mW	5.7 mW/°C	255.7 mW	28.4 mW
D	High-K	1076.9 mW	10.3 mW/°C	461.5 mW	51.3 mW

⁽¹⁾ This is the inverse of the junction-to-ambient thermal resistance when board-mounted and with no air flow.

ABSOLUTE MAXIMUM RATINGS (1) (2)

	PARAMETER				
Supply voltage range, VC	Supply voltage range, V _{CC}				
Voltage range at any bus t	erminal (CANH or CANL)		–36 V to 36 V		
Voltage input range, transie	nt pulse, CANH and CANL, th	nrough 100 $Ω$ (see Figure 7)	–100 V to 100 V		
Input voltage range, V _I (D,	R, R _S , EN, LBK, AB)		–0.5 V to 7 V		
	Human Body Model(3)	CANH, CANL and GND	16 kV		
Electrostatic discharge		All pins	3 kV		
	Charged-DeviceMode(4)	All pins	1 kV		
Continuous total power dis	sipation		See Dissipation Rating Table		
Operating junction temper	Operating junction temperature, T _J				
Storage temperature rang	e, T _{stg}		–65°C to 130°C		

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

⁽²⁾ All voltage values, except differential I/O bus voltages, are with respect to network ground terminal.

⁽³⁾ Tested in accordance with JEDEC Standard 22, Test Method A114-A.

⁽⁴⁾ Tested in accordance with JEDEC Standard 22, Test Method C101.



RECOMMENDED OPERATING CONDITIONS

	PARAMETER		MIN	TYP	MAX	UNIT
Supply voltage, V _{CC}			3		3.6	
Voltage at any bus terminal (separately or	Itage at any bus terminal (separately or common mode)		-7		12	
High-level input voltage, VIH D, EN, AB, LB		, EN, AB, LBK	2		5.5	V
Low-level input voltage, V _{IL}			0		8.0	
Differential input voltage, V _{ID}	-6		6			
Resistance from R _S to ground			0		100	kΩ
Input Voltage at R _S for standby, V _{I(Rs)}			0.75V _{CC}		5.5	V
		Driver	-50			
High-level output current, IOH		Receiver	-10			mA
		Driver			50	
Low-level output current, IOL		Receiver			10	mA
Operating junction temperature, T _J	HVD233, HVD234	HVD233, HVD234, HVD235			130	°C
Operatingfree–airtemperature(1), T _A	HVD233, HVD234	1, HVD235	-40		125	°C

⁽¹⁾ Maximum free-air temperature operation is allowed as long as the device maximum junction temperature is not exceeded.

DRIVER ELECTRICAL CHARACTERISTICS

	PARAMETER	TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT	
.,	Burney (Barriage)	CANH	D at 0 V, R _S at 0 V, See Figures 1 and 2	2.45		VCC	V
VO(D)	Bus output voltage (Dominant)	CANL		0.5		1.25	V
	B	CANH	B		2.3		.,
Vo	Bus output voltage (Recessive)	CANL	D at 3 V, R _S at 0 V, See Figures 1 and 2		2.3		V
M = = .= .	Differential autoutualtana (Damina	-4\	D at 0 V, R _S at 0 V, See Figures 1 and 2	1.5	2	3	
VOD(D)	Differential output voltage (Dominar	nt)	D at 0 V, R _S at 0 V, See Figures 2 and 3	1.2	2	3	V
	D''' and the standard of the s		D at 3 V, R _S at 0 V, See Figures 1 and 2	-120		12	mV
VOD	Differential output voltage (Recessi	ve)	D at 3 V, R _S at 0 V, No Load	-0.5		0.05	V
V _{OC(pp)}	Peak-to-peak common-mode outpu	ut voltage	See Figure 10		1		V
lн	High-level input current; D, EN, LB	K, AB	Dat 2 V	-30		30	μΑ
I _{IL}	Low-level input current; D, EN, LBh	K, AB	D at 0.8 V	-30		30	μΑ
			V _{CANH} = -7 V, CANL Open, See Figure 15	-250			
١.			V _{CANH} = 12 V, CANL Open, See Figure 15			1	^
los	Short-circuit output current		V _{CANL} = -7 V, CANH Open, See Figure 15	-1			mA
			V _{CANL} = 12 V, CANH Open, See Figure 15			250	
CO	Output capacitance		See receiver input capacitance				
I _{IRs(s)}	Rs input current for standby		R _S at 0.75 V _{CC}	-10			μΑ
		Sleep	EN at 0 V, D at V _{CC} , R _S at 0 V or V _{CC}		0.05	2	
	:	Standby	R _S at V _{CC} , D at V _{CC} , AB at 0 V, LBK at 0 V, EN at V _{CC}		200	600	μΑ
ICC		Dominant	D at 0 V, No Load, AB at 0 V, LBK at 0 V, RS at 0 V, EN at VCC			6	A
(1)		Recessive	D at V _{CC} , No Load, AB at 0 V, LBK at 0 V, R _S at 0 V, EN at V _{CC}			6	mA

⁽¹⁾ All typical values are at 25°C and with a 3.3 V supply.



DRIVER SWITCHING CHARACTERISTICS

over operating free-air temperature range unless otherwise noted


	PARAMETER	TEST CONDITIONS	MIN	TYP(1)	MAX	UNIT
		R _S at 0 V, See Figure 4		35	85	
^t PLH	Propagation delay time, low-to-high-level output	R _S with 10 k Ω to ground, See Figure 4		70	125	ns
		RS with 100 k Ω to ground, See Figure 4		500	870	
		R _S at 0 V, See Figure 4		70	120	
^t PHL	Propagation delay time, high-to-low-level output	R _S with 10 k Ω to ground, See Figure 4		130	180	ns
		RS with 100 k Ω to ground, See Figure 4		870	1200	
	k(p) Pulse skew (tpHL - tpLH)	R _S at 0 V, See Figure 4		35		
^t sk(p)		Rs with 10 k Ω to ground, See Figure 4 Rs with 100 k Ω to ground, See Figure 4		60		ns
				370		
t _r	Differential output signal rise time	Rs with 10 k Ω to ground, See Figure 4	20		70	
tf	Differential output signal fall time	RS at 0 V, See Figure 4	20		70	ns
t _r	Differential output signal rise time	B :: 10 5: 1	30		135	
tf	Differential output signal fall time	RS with 10 kΩ to ground, See Figure 4	30		135	ns
t _r	Differential output signal rise time	tput R_S at 0 V, See Figure 4 R_S with 10 k Ω to ground, See Figure 4 R_S with 100 k Ω to ground, See Figure 4 R_S at 0 V, See Figure 4 R_S with 10 k Ω to ground, See Figure 4 R_S with 10 k Ω to ground, See Figure 4	350		1400	
tf	Differential output signal fall time		350		1400	ns
t _{en(s)}	Enable time from standby to dominant	RS with 100 k Ω to ground, See Figure 4 RS at 0 V, See Figure 4 RS with 10 k Ω to ground, See Figure 4 RS with 100 k Ω to ground, See Figure 4 RS at 0 V, See Figure 4 RS with 10 k Ω to ground, See Figure 4 RS with 100 k Ω to ground, See Figure 4 RS with 100 k Ω to ground, See Figure 4 RS at 0 V, See Figure 4 RS with 10 k Ω to ground, See Figure 4 RS with 10 k Ω to ground, See Figure 4 RS with 100 k Ω to ground, See Figure 4		0.6	1.5	
t _{en(z)}	Enable time from sleep to dominant	See Figures 8 and 9		1	5	μs

⁽¹⁾ All typical values are at 25°C and with a 3.3 V supply.

RECEIVER ELECTRICAL CHARACTERISTICS

	PARAMETER		TEST CO	NDITIONS	MIN	TYP(1)	MAX	UNIT
V _{IT+}	Positive-going input thresho	old voltage				750	900	
V _{IT} _	Negative-going input thresh	nold voltage	AB at 0 V, LBK at 0 V, EN	l at V _{CC} , See Table 1	500	650		mV
V _{hys}	Hysteresis voltage (V _{IT+} -	· V _{IT} _)				100		
VOH	High-level output voltage		$I_O = -4$ mA, See Figure	6	2.4			.,
VOL	Low-level output voltage		I _O = 4 mA, See Figure 6				0.4	V
			CANH or CANL at 12 V		150		500	
	Bus input current CANH or CANL at 12 V, VCC at 0 V CANH or CANL at -7 V CANH or CANL at -7 V, VCC at 0 V CANH or CANL at -7 V, VCC at 0 V Other bus pin at 0 V, D at 3 V, AB at 0 V, LBK at 0 V, RS at 0 V, EN at VCC	200		600				
l _l			-610		-150	μΑ		
		EN at V _{CC}	-450		-130			
Cl	Input capacitance (CANH c	or CANL)		Pin-to-ground, $V_I = 0.4 \sin (4E6\pi t) + 0.5V$, D at 3 V, AB at 0 V, LBK at 0 V, EN at V_{CC}		40		
C _{ID}	Differential input capacitano	ce	Pin-to-pin, V _I = 0.4 sin (4I D at 3 V, AB at 0 V, LBK			20		pF
R _{ID}	Differential input resistance				40		100	
R _{IN}	Input resistance (CANH or	CANL)	Dat 3 V, AB at 0 V, LBK	at 0 V, EN at V _{CC}	20		50	kΩ
		Sleep	EN at 0 V, D at V _{CC} , Rs	at 0 V or V _{CC}		0.05	2	
		Standby	R _S at V _{CC} , D at V _{CC} , A EN at V _{CC}	B at 0 V, LBK at 0 V,		200	600	μΑ
ICC	ICC Supply current Domi		D at 0 V, No Load, R _S at AB at 0 V, EN at V _{CC}	0 V, LBK at 0 V,			6	
		Recessive	D at V _{CC} , No Load, R _S AB at 0 V, EN at V _{CC}	at 0 V, LBK at 0 V,			6	mA

⁽¹⁾ All typical values are at 25°C and with a 3.3 V supply.





RECEIVER SWITCHING CHARACTERISTICS

over operating free-air temperature range unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN TYP(1)	MAX	UNIT
^t PLH	Propagation delay time, low-to-high-level output		35	60	
tPHL	Propagation delay time, high-to-low-level output		35	60	
tsk(p)	Pulse skew (tpHL - tpLH)	See Figure 6	7		ns
t _r	Output signal rise time		2	5	
t _f	Output signal fall time		2	5	

⁽¹⁾ All typical values are at 25°C and with a 3.3 V supply.

DEVICE SWITCHING CHARACTERISTICS

PARAMETER			TEST CONDITIONS	MIN	TYP(1)	MAX	UNIT
t(LBK)	Loopback delay, driver input to receiver output	HVD233	See Figure 12		7.5	12	ns
t(AB1)	Loopback delay, driver input to receiver output	LIV/D00F	See Figure 13		10	20	ns
t(AB2)	Loopback delay, bus input to receiver output	HVD235	See Figure 14		35	60	ns
		R _S at 0 V, See Figure 11		70	135		
t(loop1)	Total loop delay, driver input to receiver output, recessive to dominant		Rs with 10 k Ω to ground, See Figure 11		105	190	ns
	dominant	Rs with 100 k Ω to ground, See Figure 11		535	1000		
			R _S at 0 V, See Figure 11		70	135	
t(loop2)	Total loop delay, driver input to receiver output, dominant to recessive		Rs with 10 k Ω to ground, See Figure 11		105	190	ns
			Rs with 100 k Ω to ground, See Figure 11		535	1000	

⁽¹⁾ All typical values are at 25°C and with a 3.3 V supply.



PARAMETER MEASUREMENT INFORMATION




Figure 1. Driver Voltage, Current, and Test Definition




Figure 2. Bus Logic State Voltage Definitions





Figure 3. Driver V_{OD}



NOTES:A. The input pulse is supplied by a generator having the following characteristics: Pulse repetition rate (PRR) \leq 125 kHz, 50% duty cycle, $t_f \leq$ 6ns, $t_f \leq$ 6ns, $t_O = 50\Omega$.

B. C_L includes fixture and instrumentation capacitance.

Figure 4. Driver Test Circuit and Voltage Waveforms







Figure 5. Receiver Voltage and Current Definitions




NOTES:C. The input pulse is supplied by a generator having the following characteristics: Pulse repetition rate (PRR) \leq 125 kHz, 50% duty cycle, $t_f \leq$ 6ns, $t_f \leq$ 6ns,

D. C₁ includes fixture and instrumentation capacitance.

Figure 6. Receiver Test Circuit and Voltage Waveforms

INPUT OUTPUT MEASURED R **VCANH VCANL** |VID -7 V -6.1 V L 900 mV 12 V 11.1 V L 900 mV VOL -7 V -1 V L 6 V 12 V 6 V L 6 V -6.5 V -7 V Н 500 mV 12 V 11.5 V Н 500 mV -7 V -1 V Н ۷он 6 V 6 V 12 V Н 6 V open open Н Χ


Table 1. Differential Input Voltage Threshold Test



NOTE: This test is conducted to test survivability only. Data stability at the R output is not specified.


Figure 7. Test Circuit, Transient Over Voltage Test






NOTE: All V_1 input pulses are supplied by a generator having the following characteristics: t_T or $t_f \le 6$ ns, pulse repetition rate (PRR) = 125 kHz, 50% duty cycle.

Figure 8. t_{en(s)} Test Circuit and Voltage Waveforms



NOTE: All V_I input pulses are supplied by a generator having the following characteristics: t_r or $t_f \le 6$ ns, pulse repetition rate (PRR) = 50 kHz, 50% duty cycle.


Figure 9. t_{en(z)} Test Circuit and Voltage Waveforms



NOTE: All V_I input pulses are supplied by a generator having the following characteristics: t_r or $t_f \le 6$ ns, pulse repetition rate (PRR) = 125 kHz, 50% duty cycle.


Figure 10. V_{OC(pp)} Test Circuit and Voltage Waveforms






NOTE: All V_I input pulses are supplied by a generator having the following characteristics: t_r or $t_f \le 6$ ns, pulse repetition rate (PRR) = 125 kHz, 50% duty cycle.

Figure 11. t(loop) Test Circuit and Voltage Waveforms



NOTE: All V_I input pulses are supplied by a generator having the following characteristics: t_r or $t_f \le 6$ ns, pulse repetition rate (PRR) = 125 kHz, 50% duty cycle.


Figure 12. t_(LBK) Test Circuit and Voltage Waveforms



NOTE: All V_I input pulses are supplied by a generator having the following characteristics: t_{Γ} or $t_f \le 6$ ns, pulse repetition rate (PRR) = 125 kHz, 50% duty cycle.

Figure 13. t_(AB1) Test Circuit and Voltage Waveforms





NOTE: All V_I input pulses are supplied by a generator having the following characteristics: t_{Γ} or $t_{f} \le 6$ ns, pulse repetition rate (PRR) = 125 kHz, 50% duty cycle.

Figure 14. t_(AB2) Test Circuit and Voltage Waveforms





Figure 15. IOS Test Circuit and Waveforms



The R Output State Does Not Change During Application of the Input Waveform.


	V _{ID}	R1	R2	
	500 mV	50 Ω	280 Ω	
	900 mV	50 Ω	130 Ω	
, <u> </u>	$\overline{\int}$	\bigvee		12 V -7 V

NOTE: All input pulses are supplied by a generator with $f \le 1.5$ MHz.


Figure 16. Common-Mode Voltage Rejection



DEVICE INFORMATION



EQUIVALENT INPUT AND OUTPUT SCHEMATIC DIAGRAMS



SN65HVD233



Table 2. Thermal Characteristics

	PARAMETERS TEST CONDITIONS		VALUE	UNIT
,		Low-K ⁽²⁾ board, no air flow	185	0000
ΘЈΑ	Junction-to-ambient thermal resistance(1)	High-K ⁽³⁾ board, no air flow	101	°C/W
ΘЈВ	Junction-to-board thermal resistance	High-K ⁽³⁾ board, no air flow	82.8	°C/W
ΘJC	Junction-to-case thermal resistance		26.5	°C/W
P(AVG)	Average power dissipation	R_L = 60 Ω, R_S at 0 V, input to D a 1-MHz 50% duty cycle square wave V_{CC} at 3.3 V, T_A = 25°C	36.4	mW
T _(SD)	Thermal shutdown junction temperature		170	°C

FUNCTION TABLES

DRIVER (SN65HVD233 OR SN65HVD235)					
INPUTS				OUTPUTS	
D	LBK/AB	RS	CANH	CANL	BUS STATE
Х	Х	> 0.75 V _{CC}	Z	Z	Recessive
L	L or open	≤ 0.33 V _{CC}	Н	L	Dominant
H or open	Х		Z	Z	Recessive
Х	Н	≤ 0.33 V _{CC}	Z	Z	Recessive

RECEIVER (SN65HVD233)				
	OUTPUT			
BUS STATE	VID = V(CANH)-V(CANL)	LBK	D	R
Dominant	V _{ID} ≥ 0.9 V	L or open	Х	L
Recessive	V _{ID} ≤ 0.5 V or open	L or open	H or open	Н
?	0.5 V < V _{ID} < 0.9 V	L or open	H or open	?
Х	X		L	L
Х	Х	† H	Н	Н

RECEIVER (SN65HVD235)				
	OUTPUT			
BUS STATE	VID = V(CANH)-V(CANL)	AB	D	R
Dominant	V _{ID} ≥ 0.9 V	L or open	X	L
Recessive	V _{ID} ≤ 0.5 V or open	L or open	H or open	Н
?	0.5 V < V _{ID} < 0.9 V	L or open	H or open	?
Dominant	V _{ID} ≥ 0.9 V	Н	Х	L
Recessive	V _{ID} ≤ 0.5 V or open	Н	Н	Н
Recessive	V _{ID} ≤ 0.5 V or open	Н	L	L
?	0.5 V < V _{ID} < 0.9 V	Н	L	L

See TI literature number SZZA003 for an explanation of this parameter.
 JESD51–3 low effective thermal conductivity test board for leaded surface mount packages.
 JESD51–7 high effective thermal conductivity test board for leaded surface mount packages.



DRIVER (SN65HVD234)					
INPUTS				OUTPUTS	
D	EN	RS	CANH	CANL	Bus State
L	Н	≤ 0.33 V _{CC}	Н	L	Dominant
Н	Х	≤ 0.33 V _{CC}	Z	Z	Recessive
Open	Х	Х	Z	Z	Recessive
Х	Х	> 0.75 V _{CC}	Z	Z	Recessive
X	L or open	Х	Z	Z	Recessive

RECEIVER (SN65HVD234)				
INPUTS OUTPUT				
Bus State	V _{ID} = V _(CANH) -V _(CANL)	EN	R	
Dominant	V _{ID} ≥ 0.9 V	Н	L	
Recessive	V _{ID} ≤ 0.5 V or open	Н	Н	
?	0.5 V < V _{ID} < 0.9 V	Н	?	
X	X	L or open	Н	

H = high level; L = low level; Z = high impedance; X = irrelevant; ? = indeterminate



TYPICAL CHARACTERISTICS





Figure 17



DOMINANT-TO-RECESSIVE LOOP TIME

vs





Figure 18

DRIVER LOW-LEVEL OUTPUT CURRENT vs



0




DRIVER HIGH-LEVEL OUTPUT CURRENT

HIGH-LEVEL OUTPUT VOLTAGE 0.12 $V_{CC} = 3.3 V$ IOH - Driver High-Level Output Current - mA Rs, LBK, AB = 0 V, EN = V_{CC}, 0.1 T_A = 25°C 0.08 0.06 0.04 0.02 0 0.5 1.5 2.5 3 3.5

Figure 21

DIFFERENTIAL OUTPUT VOLTAGE



2

RECEIVER LOW-TO-HIGH PROPAGATION DELAY

VOH - High-Level Output Voltage - V






Figure 23

RECEIVER HIGH-TO-LOW PROPAGATION DELAY

FREE-AIR TEMPERATURE





Figure 24



DRIVER LOW-TO-HIGH PROPAGATION DELAY

FREE-AIR TEMPERATURE



DRIVER HIGH-TO-LOW PROPAGATION DELAY

FREE-AIR TEMPERATURE




Figure 26

DRIVER OUTPUT CURRENT

SUPPLY VOLTAGE




Figure 27



APPLICATION INFORMATION

Diagnostic Loopback (SN65HVD233)

The loopback (LBK) function of the HVD233 is enabled with a high-level input to pin 5. This forces the driver into a recessive state and redirects the data (D) input at pin 1 to the received-data output (R) at pin 4. This allows the host controller to input and read back a bit sequence to perform diagnostic routines without disturbing the CAN bus. A typical CAN bus application is displayed in Figure 28.

If the LBK pin is not used it may be tied to ground (GND). However, it is pulled low internally (defaults to a low–level input) and may be left open if not in use.

Autobaud Loopback (SN65HVD235)

The autobaud feature of the HVD235 is implemented by placing a logic high on pin 5 (AB). In autobaud, the *bus-transmit* function of the transceiver is disabled, while the *bus-receive* function and all of the normal operating functions of the device remain intact. With the autobaud function engaged, normal bus activity can be monitored by the device. However, if an error frame is generated by the local CAN controller, it is not transmitted to the bus. Only the host microprocessor can detect the error frame.

Autobaud detection is best suited to applications that have a known selection of baud rates. For example, a popular industrial application has optional settings of 125 kbps, 250 kbps, or 500 kbps. Once the logic high has been applied to pin 5 (AB) of the HVD235, assume a baud rate such as 125 kbps, then wait for a message to be transmitted by another node on the bus. If the wrong baud rate has been selected, an error message is generated by the host CAN controller. However, since the *bus-transmit* function of the device has been disabled, no other nodes receive the error message of the controller.

This procedure makes use of the CAN controller's status register indications of message received and error warning status to signal if the current baud rate is correct or not. The warning status indicates that the CAN chip error counters have been incremented. A message received status indicates that a good message has been received.

If an error is generated, reset the CAN controller with another baud rate, and wait to receive another message. When an error-free message has been received, the correct baud rate has been detected. A logic low may now be applied to pin 5 (AB) of the HVD235, returning the *bus-transmit* normal operating function to the transceiver.




Figure 28. Typical HVD233 Application

Interoperability With 5-V CAN Systems

ISO-11898 specifies the interface characteristics to a CAN bus with the purpose of insuring interchangeability among compatible transceivers. While the levels specified in the standard assume a 5-V supply, there is nothing in the standard that makes this a requirement. The SN65HVD233 is compatible with these requirements with a 3.3-V supply, assuring interoperability with 5-V supplied transceivers.

Bus Cable

The ISO 11898 Standard specifies a maximum bus length of 40 m and maximum stub length of 0.3 m with a maximum of 30 nodes. However, with careful design, users can have longer cables, longer stub lengths, and many more nodes to a bus. A large number of nodes requires a transceiver with high input impedance such as the HVD233.



The standard specifies the interconnect to be a single twisted-pair cable (shielded or unshielded) with $120-\Omega$ characteristic impedance (Z_0). Resistors equal to the characteristic impedance of the line terminate both ends of the cable to prevent signal reflections. Unterminated drop-lines (stubs) connecting nodes to the bus should be kept as short as possible to minimize signal reflections.

Slope Control

The rise and fall slope of the SN65HVD233, SN65HVD234, and SN65HVD235 driver output can be adjusted by connecting a resistor from the Rs (pin 8) to ground (GND), or to a low-level input voltage as shown in Figure 29.

The slope of the driver output signal is proportional to the pin's output current. This slope control is implemented with an external resistor value of 10 k Ω to achieve a \approx 15 V/ μ s slew rate, and up to 100 k Ω to achieve a \approx 2.0 V/ μ s slew rate as displayed in Figure 30. Typical driver output waveforms with slope control are displayed in Figure 31.




Figure 29. Slope Control/Standby Connection to a DSP




Figure 30. HVD233 Driver Output Signal Slope vs Slope Control Resistance Value






Figure 31. Typical SN65HVD233 250-kbps Output Pulse Waveforms With Slope Control


Standby

If a high–level input ($> 0.75 \text{ V}_{CC}$) is applied to Rs (pin 8), the circuit enters a low-current, *listen only* standby mode during which the driver is switched off and the receiver remains active. The local controller can reverse this low-power standby mode when the rising edge of a dominant state (bus differential voltage > 900 mV typical) occurs on the bus.

D (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

8 PINS SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-012

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2003, Texas Instruments Incorporated