


# SN65C1154, SN75C1154 QUADRUPLE LOW-POWER DRIVERS/RECEIVERS

SLLS151D – DECEMBER 1988 – REVISED APRIL 2003

- Meet or Exceed the Requirements of TIA/EIA-232-F and ITU Recommendation V.28
- Very Low Power Consumption . . . 5 mW Typ
- Wide Driver Supply Voltage . . .  $\pm 4.5$  V to  $\pm 15$  V
- Driver Output Slew Rate Limited to 30 V/ $\mu$ s Max
- Receiver Input Hysteresis . . . 1000 mV Typ
- Push-Pull Receiver Outputs
- On-Chip Receiver 1- $\mu$ s Noise Filter

SN65C1154 . . . N PACKAGE  
SN75C1154 . . . DW, N, OR NS PACKAGE  
(TOP VIEW)



## description/ordering information

The SN65C1154 and SN75C1154 are low-power BiMOS devices containing four independent drivers and receivers that are used to interface data terminal equipment (DTE) with data circuit-terminating equipment (DCE). These devices are designed to conform to TIA/EIA-232-F. The drivers and receivers of the SN65C1154 and SN75C1154 are similar to those of the SN75C188 quadruple driver and SN75C189A quadruple receiver, respectively. The drivers have a controlled output slew rate that is limited to a maximum of 30 V/ $\mu$ s and the receivers have filters that reject input noise pulses of shorter than 1  $\mu$ s. Both these features eliminate the need for external components.

The SN65C1154 and SN75C1154 have been designed using low-power techniques in a BiMOS technology. In most applications, the receivers contained in these devices interface to single inputs of peripheral devices such as ACEs, UARTs, or microprocessors. By using sampling, such peripheral devices usually are insensitive to the transition times of the input signals. If this is not the case, or for other uses, it is recommended that the SN65C1154 and SN75C1154 receiver outputs be buffered by single Schmitt input gates or single gates of the HCMOS, ALS, or 74F logic families.

## ORDERING INFORMATION

| T <sub>A</sub> | PACKAGE <sup>†</sup> |              | ORDERABLE PART NUMBER | TOP-SIDE MARKING |
|----------------|----------------------|--------------|-----------------------|------------------|
| -40°C to 85°C  | PDIP (N)             | Tube of 20   | SN65C1154N            | SN65C1154N       |
| 0°C to 70°C    | PDIP (N)             | Tube of 20   | SN75C1154N            | SN75C1154N       |
|                | SOIC (DW)            | Tube of 25   | SN75C1154DW           | SN75C1154        |
|                |                      | Reel of 2500 | SN75C1154DWR          |                  |
|                | SOP (NS)             | Reel of 2000 | SN75C1154NSR          | SN75C1154        |

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at [www.ti.com/sc/package](http://www.ti.com/sc/package).



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS  
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 2003, Texas Instruments Incorporated

# SN65C1154, SN75C1154


## QUADRUPLE LOW-POWER DRIVERS/RECEIVERS

SLLS151D – DECEMBER 1988 – REVISED APRIL 2003


---

### logic diagram (positive logic)

Typical of Each Receiver




Typical of Each Driver



# SN65C1154, SN75C1154 QUADRUPLE LOW-POWER DRIVERS/RECEIVERS

SLLS151D – DECEMBER 1988 – REVISED APRIL 2003

## schematics of inputs and outputs



Resistor values shown are nominal.

# SN65C1154, SN75C1154

## QUADRUPLE LOW-POWER DRIVERS/RECEIVERS

SLLS151D – DECEMBER 1988 – REVISED APRIL 2003

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

|                                                                          |                                        |
|--------------------------------------------------------------------------|----------------------------------------|
| Supply voltage: $V_{DD}$ (see Note 1)                                    | 15 V                                   |
| $V_{SS}$                                                                 | –15 V                                  |
| $V_{CC}$                                                                 | 7 V                                    |
| Input voltage range, $V_I$ : Driver                                      | $V_{SS}$ to $V_{DD}$                   |
| Receiver                                                                 | –30 V to 30 V                          |
| Output voltage range, $V_O$ : Driver                                     | ( $V_{SS} - 6$ V) to ( $V_{DD} + 6$ V) |
| Receiver                                                                 | –0.3 V to ( $V_{CC} + 0.3$ V)          |
| Package thermal impedance, $\theta_{JA}$ (see Notes 2 and 3): DW package | 58°C/W                                 |
| N package                                                                | 69°C/W                                 |
| NS package                                                               | 60°C/W                                 |
| Operating virtual junction temperature, $T_J$                            | 150°C                                  |
| Storage temperature range, $T_{stg}$                                     | –65°C to 150°C                         |
| Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds             | 260°C                                  |

<sup>†</sup> Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltage s are with respect to the network GND terminal.
2. Maximum power dissipation is a function of  $T_J(\text{max})$ ,  $\theta_{JA}$ , and  $T_A$ . The maximum allowable power dissipation at any allowable ambient temperature is  $P_D = (T_J(\text{max}) - T_A)/\theta_{JA}$ . Operating at the absolute maximum  $T_J$  of 150°C can affect reliability.
3. The package thermal impedance is calculated in accordance with JESD 51-7.

### recommended operating conditions

|          |                                | MIN          | NOM | MAX      | UNIT |
|----------|--------------------------------|--------------|-----|----------|------|
| $V_{DD}$ | Supply voltage                 | 4.5          | 12  | 15       | V    |
| $V_{SS}$ | Supply voltage                 | –4.5         | –12 | –15      | V    |
| $V_{CC}$ | Supply voltage                 | 4.5          | 5   | 6        | V    |
| $V_I$    | Input voltage                  | $V_{SS} + 2$ |     | $V_{DD}$ | V    |
|          |                                |              |     | $\pm 25$ |      |
| $V_{IH}$ | High-level input voltage       | 2            |     |          | V    |
| $V_{IL}$ | Low-level input voltage        |              |     | 0.8      | V    |
| $I_{OH}$ | High-level output current      |              |     | –1       | mA   |
| $I_{OL}$ | High-level output current      |              |     | 3.2      | mA   |
| $T_A$    | Operating free-air temperature | SN65C1154    |     | –40      | °C   |
|          |                                | SN75C1154    |     | 0        |      |
|          |                                |              |     | 70       |      |



# SN65C1154, SN75C1154

## QUADRUPLE LOW-POWER DRIVERS/RECEIVERS

SLLS151D – DECEMBER 1988 – REVISED APRIL 2003

### DRIVER SECTION

**electrical characteristics over operating free-air temperature range,  $V_{DD} = 12\text{ V}$ ,  $V_{SS} = -12\text{ V}$ ,  $V_{CC} = 5\text{ V} \pm 10\%$  (unless otherwise noted)**

| PARAMETER                                                        | TEST CONDITIONS                                                                   | MIN                                              | TYP <sup>†</sup> | MAX   | UNIT          |
|------------------------------------------------------------------|-----------------------------------------------------------------------------------|--------------------------------------------------|------------------|-------|---------------|
| $V_{OH}$ High-level output voltage                               | $V_{IL} = 0.8\text{ V}$ , $R_L = 3\text{ k}\Omega$ ,<br>See Figure 1              | $V_{DD} = 5\text{ V}$ , $V_{SS} = -5\text{ V}$   | 4                | 4.5   | V             |
|                                                                  |                                                                                   | $V_{DD} = 12\text{ V}$ , $V_{SS} = -12\text{ V}$ | 10               | 10.8  |               |
| $V_{OL}$ Low-level output voltage<br>(see Note 4)                | $V_{IH} = 2\text{ V}$ , $R_L = 3\text{ k}\Omega$ ,<br>See Figure 1                | $V_{DD} = 5\text{ V}$ , $V_{SS} = -5\text{ V}$   | -4.4             | -4    | V             |
|                                                                  |                                                                                   | $V_{DD} = 12\text{ V}$ , $V_{SS} = -12\text{ V}$ | -10.7            | -10   |               |
| $I_{IH}$ High-level input current                                | $V_I = 5\text{ V}$ , See Figure 2                                                 |                                                  |                  | 1     | $\mu\text{A}$ |
| $I_{IL}$ Low-level input current                                 | $V_I = 0$ , See Figure 2                                                          |                                                  |                  | -1    | $\mu\text{A}$ |
| $I_{OS(H)}$ High-level short-circuit output current <sup>‡</sup> | $V_I = 0.8\text{ V}$ , $V_O = 0$ or $V_{SS}$ , See Figure 1                       | -7.5                                             | -12              | -19.5 | mA            |
| $I_{OS(L)}$ Low-level short-circuit output current <sup>‡</sup>  | $V_I = 2\text{ V}$ , $V_O = 0$ or $V_{DD}$ , See Figure 1                         | 7.5                                              | 12               | 19.5  | mA            |
| $I_{DD}$ Supply current from $V_{DD}$                            | No load,<br>All inputs at 2 V or 0.8 V                                            | $V_{DD} = 5\text{ V}$ , $V_{SS} = -5\text{ V}$   | 115              | 250   | $\mu\text{A}$ |
|                                                                  |                                                                                   | $V_{DD} = 12\text{ V}$ , $V_{SS} = -12\text{ V}$ | 115              | 250   |               |
| $I_{SS}$ Supply current from $V_{SS}$                            | No load,<br>All inputs at 2 V or 0.8 V                                            | $V_{DD} = 5\text{ V}$ , $V_{SS} = -5\text{ V}$   | -115             | -250  | $\mu\text{A}$ |
|                                                                  |                                                                                   | $V_{DD} = 12\text{ V}$ , $V_{SS} = -12\text{ V}$ | -115             | -250  |               |
| $r_o$ Output resistance                                          | $V_{DD} = V_{SS} = V_{CC} = 0$ , $V_O = -2\text{ V}$ to $2\text{ V}$ , See Note 5 | 300                                              | 400              |       | $\Omega$      |

<sup>†</sup> All typical values are at  $T_A = 25^\circ\text{C}$ .

<sup>‡</sup> Not more than one output should be shorted at one time.

NOTES: 4. The algebraic convention, where the more positive (less negative) limit is designated as maximum, is used in this data sheet for logic levels only.

5. Test conditions are those specified by TIA/EIA-232-F.

**switching characteristics,  $V_{DD} = 12\text{ V}$ ,  $V_{SS} = -12\text{ V}$ ,  $V_{CC} = 5\text{ V} \pm 10\%$ ,  $T_A = 25^\circ\text{C}$  (see Figure 3)**

| PARAMETER                                                                | TEST CONDITIONS                                          | MIN  | TYP | MAX | UNIT             |
|--------------------------------------------------------------------------|----------------------------------------------------------|------|-----|-----|------------------|
| $t_{PLH}$ Propagation delay time, low- to high-level output <sup>§</sup> | $R_L = 3$ to $7\text{ k}\Omega$ , $C_L = 15\text{ pF}$   |      | 1.2 | 3   | $\mu\text{s}$    |
| $t_{PHL}$ Propagation delay time, high- to low-level output <sup>§</sup> | $R_L = 3$ to $7\text{ k}\Omega$ , $C_L = 15\text{ pF}$   |      | 2.5 | 3.5 | $\mu\text{s}$    |
| $t_{TLH}$ Transition time, low- to high-level output <sup>¶</sup>        | $R_L = 3$ to $7\text{ k}\Omega$ , $C_L = 15\text{ pF}$   | 0.53 | 2   | 3.2 | $\mu\text{s}$    |
| $t_{THL}$ Transition time, high- to low-level output <sup>¶</sup>        | $R_L = 3$ to $7\text{ k}\Omega$ , $C_L = 15\text{ pF}$   | 0.53 | 2   | 3.2 | $\mu\text{s}$    |
| $t_{TLH}$ Transition time, low- to high-level output <sup>#</sup>        | $R_L = 3$ to $7\text{ k}\Omega$ , $C_L = 2500\text{ pF}$ |      | 1   | 2   | $\mu\text{s}$    |
| $t_{THL}$ Transition time, high- to low-level output <sup>#</sup>        | $R_L = 3$ to $7\text{ k}\Omega$ , $C_L = 2500\text{ pF}$ |      | 1   | 2   | $\mu\text{s}$    |
| SR Output slew rate                                                      | $R_L = 3$ to $7\text{ k}\Omega$ , $C_L = 15\text{ pF}$   | 4    | 10  | 30  | V/ $\mu\text{s}$ |

<sup>§</sup>  $t_{PHL}$  and  $t_{PLH}$  include the additional time due to on-chip slew rate control and are measured at the 50% points.

<sup>¶</sup> Measured between 10% and 90% points of output waveform

<sup>#</sup> Measured between 3 V and -3 V points of output waveform (TIA/EIA-232-F conditions) with all unused inputs tied either high or low



# SN65C1154, SN75C1154

## QUADRUPLE LOW-POWER DRIVERS/RECEIVERS

SLLS151D – DECEMBER 1988 – REVISED APRIL 2003

### RECEIVER SECTION

**electrical characteristics over operating free-air temperature range,  $V_{DD} = 12\text{ V}$ ,  $V_{SS} = -12\text{ V}$ ,  $V_{CC} = 5\text{ V} \pm 10\%$  (unless otherwise noted)**

| PARAMETER                                                  | TEST CONDITIONS                                                                         | MIN                                              | TYP <sup>†</sup> | MAX  | UNIT          |
|------------------------------------------------------------|-----------------------------------------------------------------------------------------|--------------------------------------------------|------------------|------|---------------|
| $V_{IT+}$ Positive-going input threshold voltage           | See Figure 5                                                                            | 1.7                                              | 2.1              | 2.55 | V             |
| $V_{IT-}$ Negative-going input threshold voltage           | See Figure 5                                                                            | 0.65                                             | 1                | 1.25 | V             |
| $V_{hys}$ Input hysteresis voltage ( $V_{IT+} - V_{IT-}$ ) |                                                                                         | 600                                              | 1000             |      | mV            |
| $V_{OH}$ High-level output voltage                         | $V_I = 0.75\text{ V}$ , $I_{OH} = -20\text{ }\mu\text{A}$ , See Figure 5 and Note 6     | 3.5                                              |                  |      | V             |
|                                                            | $V_I = 0.75\text{ V}$ , $I_{OH} = -1\text{ mA}$ , See Figure 5, $V_{CC} = 4.5\text{ V}$ | 2.8                                              | 4.4              |      |               |
|                                                            | $V_I = 0.75\text{ V}$ , $I_{OH} = -1\text{ mA}$ , See Figure 5, $V_{CC} = 5\text{ V}$   | 3.8                                              | 4.9              |      |               |
|                                                            | $V_I = 0.75\text{ V}$ , $I_{OH} = -1\text{ mA}$ , See Figure 5, $V_{CC} = 5.5\text{ V}$ | 4.3                                              | 5.4              |      |               |
| $V_{OL}$ Low-level output voltage                          | $V_I = 3\text{ V}$ , $I_{OL} = 3.2\text{ mA}$ , See Figure 5                            |                                                  | 0.17             | 0.4  | V             |
| $I_{IH}$ High-level input current                          | $V_I = 25\text{ V}$                                                                     | 3.6                                              | 4.6              | 8.3  | mA            |
|                                                            | $V_I = 3\text{ V}$                                                                      | 0.43                                             | 0.55             | 1    |               |
| $I_{IL}$ Low-level input current                           | $V_I = -25\text{ V}$                                                                    | -3.6                                             | -5               | -8.3 | mA            |
|                                                            | $V_I = -3\text{ V}$                                                                     | -0.43                                            | -0.55            | -1   |               |
| $I_{OS(H)}$ Short-circuit output at high level             | $V_I = 0.75\text{ V}$ , $V_O = 0$ , See Figure 4                                        |                                                  | -8               | -15  | mA            |
| $I_{OS(L)}$ Short-circuit output at low level              | $V_I = V_{CC}$ , $V_O = V_{CC}$ , See Figure 4                                          |                                                  | 13               | 25   | mA            |
| $I_{CC}$ Supply current from $V_{CC}$                      | No load, All inputs at 0 or 5 V                                                         | $V_{DD} = 5\text{ V}$ , $V_{SS} = -5\text{ V}$   | 400              | 600  | $\mu\text{A}$ |
|                                                            |                                                                                         | $V_{DD} = 12\text{ V}$ , $V_{SS} = -12\text{ V}$ | 400              | 600  |               |

<sup>†</sup> All typical values are at  $T_A = 25^\circ\text{C}$ .

NOTE 6: If the inputs are left unconnected, the receiver interprets this as an input low and the receiver outputs will remain in the high state.

**switching characteristics,  $V_{DD} = 12\text{ V}$ ,  $V_{SS} = -12\text{ V}$ ,  $V_{CC} = 5\text{ V} \pm 10\%$ ,  $T_A = 25^\circ\text{C}$**

| PARAMETER                                                           | TEST CONDITIONS                                                | MIN | TYP | MAX | UNIT          |
|---------------------------------------------------------------------|----------------------------------------------------------------|-----|-----|-----|---------------|
| $t_{PLH}$ Propagation delay time, low- to high-level output         | $C_L = 50\text{ pF}$ , $R_L = 5\text{ k}\Omega$ , See Figure 6 |     | 3   | 4   | $\mu\text{s}$ |
| $t_{PHL}$ Propagation delay time, high- to low-level output         | $C_L = 50\text{ pF}$ , $R_L = 5\text{ k}\Omega$ , See Figure 6 |     | 3   | 4   | $\mu\text{s}$ |
| $t_{TLH}$ Transition time, low- to high-level output                | $C_L = 50\text{ pF}$ , $R_L = 5\text{ k}\Omega$ , See Figure 6 |     | 300 | 450 | ns            |
| $t_{THL}$ Transition time, high- to low-level output                | $C_L = 50\text{ pF}$ , $R_L = 5\text{ k}\Omega$ , See Figure 6 |     | 100 | 300 | ns            |
| $t_{w(N)}$ Duration of longest pulse rejected as noise <sup>‡</sup> | $C_L = 50\text{ pF}$ , $R_L = 5\text{ k}\Omega$                | 1   |     | 4   | $\mu\text{s}$ |

<sup>‡</sup> The receiver ignores any positive- or negative-going pulse that is less than the minimum value of  $t_{w(N)}$  and accepts any positive- or negative-going pulse greater than the maximum of  $t_{w(N)}$ .



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

PARAMETER MEASUREMENT INFORMATION




Figure 1. Driver Test Circuit ( $V_{OH}$ ,  $V_{OL}$ ,  $I_{OSL}$ ,  $I_{OSH}$ )






Figure 2. Driver Test Circuit ( $I_{IL}$ ,  $I_{IH}$ )



TEST CIRCUIT



VOLTAGE WAVEFORMS

NOTES: A. The pulse generator has the following characteristics:  $t_W = 25 \mu s$ ,  $PRR = 20 \text{ kHz}$ ,  $Z_O = 50 \Omega$ ,  $t_r = t_f < 50 \text{ ns}$ .  
B.  $C_L$  includes probe and jig capacitance.

Figure 3. Driver Test Circuit and Voltage Waveforms




Figure 4. Receiver Test Circuit ( $I_{OSH}$ ,  $I_{OSL}$ )





Figure 5. Receiver Test Circuit ( $V_{IT}$ ,  $V_{OL}$ ,  $V_{OH}$ )

# SN65C1154, SN75C1154 QUADRUPLE LOW-POWER DRIVERS/RECEIVERS

SLLS151D – DECEMBER 1988 – REVISED APRIL 2003

## PARAMETER MEASUREMENT INFORMATION




NOTES: A. The pulse generator has the following characteristics:  $t_W = 25 \mu s$ ,  $PRR = 20 \text{ kHz}$ ,  $Z_O = 50 \Omega$ ,  $t_r = t_f < 50 \text{ ns}$ .  
B.  $C_L$  includes probe and jig capacitance.

**Figure 6. Receiver Test Circuit and Voltage Waveforms**



**N (R-PDIP-T\*\*)**

16 PINS SHOWN

**PLASTIC DUAL-IN-LINE PACKAGE**

NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.


C Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).

D The 20 pin end lead shoulder width is a vendor option, either half or full width.

DW (R-PDSO-G\*\*)

PLASTIC SMALL-OUTLINE PACKAGE

16 PINS SHOWN




- NOTES: A. All linear dimensions are in inches (millimeters).  
 B. This drawing is subject to change without notice.  
 C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).  
 D. Falls within JEDEC MS-013

NS (R-PDSO-G\*\*)

14-PIN SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



| DIM \ PINS ** | 14    | 16    | 20    | 24    |
|---------------|-------|-------|-------|-------|
| A MAX         | 10,50 | 10,50 | 12,90 | 15,30 |
| A MIN         | 9,90  | 9,90  | 12,30 | 14,70 |

4040062/C 03/03

- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.

## **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments  
Post Office Box 655303  
Dallas, Texas 75265