



Precision LOGARITHMIC AND LOG RATIO AMPLIFIERS

FEATURES

- EASY-TO-USE COMPLETE FUNCTION
- OUTPUT SCALING AMPLIFIER
- ON-CHIP 2.5V VOLTAGE REFERENCE
- HIGH ACCURACY: 0.2% FSO Over 5 Decades
- WIDE INPUT DYNAMIC RANGE:
7.5 Decades, 100pA to 3.5mA
- LOW QUIESCENT CURRENT: 1.75mA
- WIDE SUPPLY RANGE: $\pm 4.5\text{V}$ to $\pm 18\text{V}$
- PACKAGES: SO-14 (narrow) and SO-16

APPLICATIONS


- LOG, LOG RATIO:
Communication, Analytical, Medical, Industrial,
Test, General Instrumentation
- PHOTODIODE SIGNAL COMPRESSION AMP
- ANALOG SIGNAL COMPRESSION IN FRONT
OF ANALOG-TO-DIGITAL (A/D) CONVERTER
- ABSORBANCE MEASUREMENT
- OPTICAL DENSITY MEASUREMENT

DESCRIPTION

The LOG112 and LOG2112 are versatile integrated circuits that compute the logarithm or log ratio of an input current relative to a reference current. V_{LOGOUT} of the LOG112 and LOG2112 are trimmed to 0.5V per decade of input current, ensuring high precision over a wide dynamic range of input signals.

The LOG112 and LOG2112 features a 2.5V voltage reference that may be used to generate a precision current reference using an external resistor.

Low DC offset voltage and temperature drift allow accurate measurement of low-level signals over the specified temperature range of -5°C to $+75^{\circ}\text{C}$.



NOTE: Internal resistors are used to compensate gain change over temperature.
The V_{CM} pin is internally connected to GND in the LOG2112.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Supply Voltage, V_+ to V_-	$\pm 18V$
Inputs	$\pm 18V$
Input Current	$\pm 10mA$
Output Short-Circuit Current ⁽²⁾	Continuous
Operating Temperature	$-40^{\circ}C$ to $+85^{\circ}C$
Storage Temperature	$-55^{\circ}C$ to $+125^{\circ}C$
Junction Temperature	$+150^{\circ}C$
Lead Temperature (soldering, 10s)	$+300^{\circ}C$

NOTES: (1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. (2) One output per package.



ELECTROSTATIC DISCHARGE SENSITIVITY

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.


ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

PACKAGE/ORDERING INFORMATION

PRODUCT	PACKAGE-LEAD	PACKAGE DESIGNATOR ⁽¹⁾	SPECIFIED TEMPERATURE RANGE	PACKAGE MARKING	ORDERING NUMBER	TRANSPORT MEDIA, QUANTITY
LOG112	SO-14	D	$-5^{\circ}C$ to $+75^{\circ}C$	LOG112A	LOG112AID	Rails, 250
"	"	"	"	"	LOG112AIDR	Tape and Reel, 2500
LOG2112	SO-16	DW	$-5^{\circ}C$ to $+75^{\circ}C$	LOG2112A	LOG2112AIDW	Rails, 250
"	"	"	"	"	LOG2112AIDWR	Tape and Reel, 2500

NOTE: (1) For the most current specifications and package information, refer to our web site at www.ti.com.

PIN CONFIGURATION



Boldface limits apply over the specified temperature range, $T_A = -5^{\circ}\text{C}$ to $+75^{\circ}\text{C}$.

PARAMETER	CONDITION	LOG112, LOG2112			UNITS
		MIN	TYP	MAX	
CORE LOG FUNCTION V_{IN}/V_{OUT} Equation		$V_{\text{LOGOUT}} = (0.5V)\text{LOG} (I_1/I_2)$			V
LOG CONFORMITY ERROR ⁽¹⁾ Initial	1nA to 100μA (5 decades) 100pA to 3.5mA (7.5 decades)		0.01 0.13	0.2	% %
over Temperature	1nA to 100μA (5 decades) 100pA to 3.5mA (7.5 decades)		0.0001 0.005		%/ ^o C %/ ^o C
GAIN ⁽²⁾ Initial Value	1nA to 100μA		0.5		V/decade
Gain Error	1nA to 100μA		0.10	±1	%
vs Temperature	T _{MIN} to T _{MAX}		0.003	0.01	%/ ^o C
INPUT, A _{1A} , and A _{1B} ; A _{2A} , A _{2B} Offset Voltage			±0.3	±1.5	mV
vs Temperature	T _{MIN} to T _{MAX}		±2		μV/ ^o C
vs Power Supply (PSRR)	V _S = ±4.5V to ±18V		5	20	μV/V
Input Bias Current			±5		pA
vs Temperature	T _{MIN} to T _{MAX}		Doubles Every 10 ^o C		
Voltage Noise	f = 10Hz to 10kHz		3		μVrms
	f = 1kHz		30		nV/ $\sqrt{\text{Hz}}$
	f = 1kHz		4		fA/ $\sqrt{\text{Hz}}$
Current Noise		(V+) – 2	(V+) – 1.5		V
Common-Mode Voltage Range (Positive)		(V–) + 2	(V–) + 1.2		V
(Negative)			10		μV/V
Common-Mode Rejection Ratio (CMRR)					
OUTPUT, ($V_{\text{LOG OUT}}$) A _{2A} , A _{2B} Output Offset, V _{OISO} , Initial			±3	±15	mV
vs Temperature	T _{MIN} to T _{MAX}		±10		μV/ ^o C
Full-Scale Output (FSO)	V _S = ±5V	(V–) + 1.2		(V+) – 1.5	V
Short-Circuit Current			±18		mA
TOTAL ERROR ⁽³⁾⁽⁴⁾ Initial	I ₁ or I ₂ remains fixed while other varies. Min to Max I ₁ or I ₂ = 5mA (V _S ≥ ±6V)			±150	mV
	I ₁ or I ₂ = 3.5mA			±75	mV
	I ₁ or I ₂ = 1mA			±20	mV
	I ₁ or I ₂ = 100μA			±20	mV
	I ₁ or I ₂ = 10μA			±20	mV
	I ₁ or I ₂ = 1μA			±20	mV
	I ₁ or I ₂ = 100nA			±20	mV
	I ₁ or I ₂ = 10nA			±20	mV
	I ₁ or I ₂ = 1nA			±20	mV
	I ₁ or I ₂ = 350pA			±20	mV
	I ₁ or I ₂ = 100pA			±20	mV
vs Temperature	I ₁ or I ₂ = 3.5mA		±1.2		mV/ ^o C
	I ₁ or I ₂ = 1mA		±0.4		mV/ ^o C
	I ₁ or I ₂ = 100μA		±0.1		mV/ ^o C
	I ₁ or I ₂ = 10μA		±0.05		mV/ ^o C
	I ₁ or I ₂ = 1μA		±0.05		mV/ ^o C
	I ₁ or I ₂ = 100nA		±0.09		mV/ ^o C
	I ₁ or I ₂ = 10nA		±0.2		mV/ ^o C
	I ₁ or I ₂ = 1nA		±0.3		mV/ ^o C
	I ₁ or I ₂ = 350pA		±0.1		mV/ ^o C
	I ₁ or I ₂ = 100pA		±0.3		mV/ ^o C
vs Supply	I ₁ or I ₂ = 3.5mA		±3.0		mV/V
	I ₁ or I ₂ = 1mA		±0.1		mV/V
	I ₁ or I ₂ = 100μA		±0.1		mV/V
	I ₁ or I ₂ = 10μA		±0.1		mV/V
	I ₁ or I ₂ = 1μA		±0.1		mV/V
	I ₁ or I ₂ = 100nA		±0.1		mV/V
	I ₁ or I ₂ = 10nA		±0.1		mV/V
	I ₁ or I ₂ = 1nA		±0.25		mV/V
	I ₁ or I ₂ = 350pA		±0.1		mV/V
	I ₁ or I ₂ = 100pA		±0.1		mV/V

3







Boldface limits apply over the specified temperature range, $T_A = -5^{\circ}\text{C}$ to $+75^{\circ}\text{C}$.

PARAMETER	CONDITION	LOG112, LOG2112			UNITS
		MIN	TYP	MAX	
FREQUENCY RESPONSE, CORE LOG⁽⁵⁾ BW, 3dB I ₂ = 10nA I ₂ = 1μA I ₂ = 10μA I ₂ = 1mA Step Response Increasing I ₁ = 10nA to 100nA I ₁ = 1μA to 100μA I ₁ = 1μA to 1mA Decreasing I ₁ = 100nA to 10nA I ₁ = 100μA to 1μA I ₁ = 1mA to 1μA Increasing I ₂ = 10nA to 100nA I ₂ = 1μA to 100μA I ₂ = 1μA to 1mA Decreasing I ₂ = 100nA to 10nA I ₂ = 100μA to 1μA I ₂ = 1mA to 1μA	C _C = 4500pF C _C = 150pF C _C = 150pF C _C = 50pF C _C = 120pF, I ₂ = 31.6nA C _C = 375pF, I ₂ = 10μA C _C = 950pF, I ₂ = 31.6μA C _C = 120pF, I ₂ = 31.6nA C _C = 375pF, I ₂ = 10μA C _C = 950pF, I ₂ = 31.6μA C _C = 125pF, I ₁ = 31.6nA C _C = 750pF, I ₁ = 10μA C _C = 10.5nF, I ₁ = 31.6μA C _C = 125pF, I ₁ = 31.6nA C _C = 750pF, I ₁ = 10μA C _C = 10.5nF, I ₁ = 31.6μA		0.1 38 40 45 1.1 1.6 1.5 2.1 31.2 39 2.6 113 1.2 630 6.6 13.3		kH kH kH kHz ms μs μs ms μs μs ms μs μs ms μs μs μs
OP AMP, A3 Input Offset Voltage vs Temperature vs Supply Input Bias Current Input Offset Current Input Voltage Range Input Noise, f = 0.1Hz to 10Hz f = 1kHz Open-Loop Voltage Gain Gain-Bandwidth Product Slew Rate Settling Time, 0.01% Rated Output Short-Circuit Current	T_{MIN} to T_{MAX} V _S = ±4.5V to ±18V G = -1, 3V Step, C _L = 100pF	(V-) (V-) + 1.5	+250 ±2 5 -10 ±0.5 1 28 88 1.4 0.5 16 ±4	±1000 50 (V+) - 0.9	μV μV/°C μV/V nA nA V μVp-p nV/√Hz dB MHz V/μs μs V mA
VOLTAGE REFERENCE Bandgap Voltage Error, Initial vs Temperature vs Supply vs Load Short-Circuit Current	T_{MIN} to T_{MAX} V _S = ±4.5V to ±18V I _{LOAD} = 10mA		2.5 ±0.05 ±25 ±10 ±600 16	±0.5	V % ppm/°C ppm/V ppm/mA mA
POWER SUPPLY Operating Range Quiescent Current LOG112 LOG2112	V _S I _O = 0	±4.5		±18 ±1.25 ±2.5	V mA mA
TEMPERATURE RANGE Specified Range, T _{MIN} to T _{MAX} Operating Range Storage Range Thermal Resistance, θ _{JA} SO-14 SO-16		-5 -40 -55		75 85 125 110 80	°C °C °C °C/W °C/W

4





TYPICAL CHARACTERISTICS

At $T_A = +25^\circ\text{C}$, $V_S = \pm 5\text{V}$, and $R_L = 10\text{k}\Omega$, unless otherwise noted.



TYPICAL CHARACTERISTICS (Cont.)

At $T_A = +25^\circ\text{C}$, $V_S = \pm 5\text{V}$, and $R_L = 10\text{k}\Omega$, unless otherwise noted.



APPLICATION INFORMATION

The LOG112 is a true logarithmic amplifier that uses the base-emitter voltage relationship of bipolar transistors to compute the logarithm, or logarithmic ratio of a current ratio.

Figure 1 and Figure 2 show the basic connections required for operation of the LOG112 and LOG2112. In order to reduce the influence of lead inductance of power-supply lines, it is recommended that each supply be bypassed with a 10µF tantalum capacitor in parallel with a 1000pF ceramic capacitor, as shown in Figure 1 and Figure 2. Connecting the capacitors as close to the LOG112 and LOG2112 as possible will contribute to noise reduction as well.




FIGURE 1. Basic Connections of the LOG112.




FIGURE 2. Basic Connections of the LOG2112.

INPUT CURRENT RANGE

To maintain specified accuracy, the input current range of the LOG112 and LOG2112 should be limited from 100pA to 3.5mA. Input currents outside of this range may compromise the LOG112 performance. Input currents larger than 3.5mA result in increased nonlinearity. An absolute maximum input current rating of 10mA is included to prevent excessive power dissipation that may damage the input transistor.

On ±5V supplies, the total input current ($I_1 + I_2$) is limited to 4.5mA. Due to compliance issues internal to the LOG112 and LOG2112, to accommodate larger total input currents, supplies should be increased.

SETTING THE REFERENCE CURRENT

When the LOG112 and LOG2112 are used to compute logarithms, either I_1 or I_2 can be held constant to become the reference current to which the other is compared.

V_{LOGOUT} is expressed as:

$$V_{\text{LOGOUT}} = (0.5V) \text{LOG} (I_1/I_{\text{REF}}) \quad (1)$$

I_{REF} can be derived from an external current source (such as that shown in Figure 3), or it may be derived from a voltage source with one or more resistors. When a single resistor is used, the value may be large depending on I_{REF} . If I_{REF} is 10nA and +2.5V is used:

$$R_{\text{REF}} = 2.5V/10\text{nA} = 250\text{M}\Omega \quad (2)$$




FIGURE 3. Temperature Compensated Current Source.

A voltage divider may be used to reduce the value of the resistor, as shown in Figure 4. When using this method, one must consider the possible errors caused by the amplifier's input offset voltage. The input offset voltage of amplifier A_1 has a maximum value of 1.5mV, making V_{REF} a suggested value of 100mV.




FIGURE 4. T Network for Reference Current.

The diagram shows a precision current source circuit. A +25mV input is applied to a 100kΩ resistor. The other end of this resistor is connected to a 10MΩ resistor and the non-inverting input of an OPA335 Chopper Op Amp. The OPA335 is configured as a voltage follower, with its output connected to its inverting input. The op amp is powered by +2.5V and -2.5V supplies. The output of the op amp drives the 10MΩ resistor, which is in series with the LOG112. The LOG112 is configured with its V_{REF} (pin 8) to +2.5V, V₊ (pin 6) to +2.5V, and V₋ (pin 9) to -2.5V. The LOG112's output (pin 5) is V_{LOGOUT}. The LOG112 is also powered by +2.5V and -2.5V supplies. The output current I₁ is 2.5nA to 1mA.

FREQUENCY RESPONSE

The 3dB frequency response of the LOG112 and LOG2112 are a function of the magnitude of the input current levels and of the value of the frequency compensation capacitor. See typical characteristic curve “3dB Frequency Response” for details.

FREQUENCY COMPENSATION

In an application, highest overall bandwidth can be achieved by detecting the signal level at V_{OUT} , then switching in appropriate values of compensation capacitors.

NEGATIVE INPUT CURRENTS

The diagram shows a precision current source circuit. An input current I_{IN} flows into the top node. This node is connected to the gates of two MOSFETs, Q_A and Q_B , which form the LM394 current mirror. The sources of Q_A and Q_B are connected to a common node. This node is also connected to the anode of diode D_1 and the cathode of diode D_2 . The cathode of D_1 is connected to the inverting input (-) of the OPA703 op-amp. The anode of D_2 is connected to the non-inverting input (+) of the OPA703. The op-amp is configured with its non-inverting input (+) to ground and its inverting input (-) to the output. The output of the op-amp is connected to the gates of Q_A and Q_B . The output current I_{OUT} is drawn from the top node, passing through D_2 to ground.

The diagram shows a photodiode amplifier circuit. A photodiode is connected to ground and its other terminal is biased with a current from 10nA to 1mA. The output of the photodiode is connected to the non-inverting input of the first OPA2335 half. The inverting input of this half is connected to ground through a 1kΩ resistor. The output of the first half is connected to the non-inverting input of the second OPA2335 half. The inverting input of the second half is connected to ground through a 1kΩ resistor. The output of the second half is connected to the gate of a BSH203 MOSFET. The MOSFET's source is connected to ground and its drain is connected to a 1.5kΩ resistor, which is then connected to a +5V supply. The MOSFET's gate is also connected to a +5V supply. The MOSFET's output is connected to the input of a LOG112 logarithmic converter, which is also biased with a current from 10nA to 1mA.

8

VOLTAGE INPUTS

The LOG112 and LOG2112 give the best performances with current inputs. Voltage inputs may be handled directly with series resistors, but the dynamic input range is limited to approximately three decades of input voltage by voltage noise and offsets. The transfer function of Equation 13 applies to this configuration.

ACHIEVING HIGHER ACCURACY WITH HIGHER INPUT CURRENTS

As input current to the LOG112 increases, output accuracy degrades. For a 4.5mA input current on $\pm 5V$ supplies and a 10mA input current on $\pm 12V$ supplies, total output error can be between 15% and 25%. Applying a common-mode volt-

age to V_{CM} of at least +1V and up to 2.5V, brings the log transistors out of saturation and reduces output error to approximately 10%. To avoid forward biasing a photodiode, return the cathode to the V_{CM} pin, as shown in Figure 9. To reverse bias the photodiode, apply a more positive voltage to the cathode than the anode.

APPLICATION CIRCUITS

LOG RATIO

One of the more common uses of log ratio amplifiers is to measure absorbance. See Figure 10 for a typical application.

$$\text{Absorbance of the sample is } A = \log \lambda_1' / \lambda_1 \quad (3)$$

$$\text{If } D_1 \text{ and } D_2 \text{ are matched } A \propto (0.5V) \log I_1 / I_2 \quad (4)$$




FIGURE 8. Precision Current Inverter/Current Source.




FIGURE 9. Extending Input Current Level and Improving Accuracy by Applying a Common-Mode Voltage.

DATA COMPRESSION

In many applications, the compressive effects of the logarithmic transfer function are useful. For example, a LOG112 preceding a 12-bit A/D converter can produce the dynamic range equivalent to a 20-bit converter.

OPERATION ON SINGLE SUPPLY

Many applications do not have the dual supplies required to operate the LOG112 and LOG2112. Figure 11 shows the LOG112 and LOG2112 configured for operation with a single +5V supply.




FIGURE 10. Absorbance Measurement.

MEASURING AVALANCHE PHOTODIODE CURRENT

The wide dynamic range of the LOG112 and LOG2112 is useful for measuring avalanche photodiode current (APD), as shown in Figure 12.




FIGURE 11. Single +5V Power-Supply Operation.




FIGURE 12. High-Side Shunt for APD Measures 3 Decades of APD Current.

INSIDE THE LOG112

Using the base-emitter voltage relationship of matched bipolar transistors, the LOG112 establishes a logarithmic function of input current ratios. Beginning with the base-emitter voltage defined as:

$$V_{BE} = V_T \ln \frac{I_C}{I_S} \quad \text{where: } V_T = \frac{kT}{q} \quad (1)$$

k = Boltzman's constant = $1.381 \cdot 10^{-23}$

T = Absolute temperature in degrees Kelvin

q = Electron charge = $1.602 \cdot 10^{-19}$ Coulombs

I_C = Collector current

I_S = Reverse saturation current

From the circuit in Figure 12:

$$V_L = V_{BE1} - V_{BE2} \quad (2)$$

Substituting (1) into (2) yields:

$$V_L = V_T \ln \frac{I_1}{I_{S1}} - V_T \ln \frac{I_2}{I_{S2}} \quad (3)$$

If the transistors are matched and isothermal and $V_{T1} = V_{T2}$, then (3) becomes:

$$V_L = V_T \left[\ln \frac{I_1}{I_S} - \ln \frac{I_2}{I_S} \right] \quad (4)$$

$$V_L = V_T \ln \frac{I_1}{I_2} \quad \text{and since} \quad (5)$$

$$\ln x = 2.3 \log_{10} x \quad (6)$$

$$V_L = n V_T \log \frac{I_1}{I_2} \quad (7)$$

$$\text{where } n = 2.3 \quad (8)$$

also

$$V_{OUT} = V_L \frac{R_1 + R_2}{R_1} \quad (9)$$

$$V_{OUT} = \frac{R_1 + R_2}{R_1} n V_T \log \frac{I_1}{I_2} \quad (10)$$

or

$$V_{OUT} = (0.5V) \text{LOG} \left(\frac{I_1}{I_2} \right) \quad (11)$$




FIGURE 13. Simplified Model of a Log Amplifier.

NOTE: R_1 is a metal resistor used to compensate for gain over temperature.

DEFINITION OF TERMS

TRANSFER FUNCTION

The ideal transfer function is:

$$V_{\text{LOGOUT}} = (0.5V) \text{LOG} (I_1/I_2)$$

Figure 14 shows the graphical representation of the transfer over valid operating range for the LOG112 and LOG2112.

ACCURACY

Accuracy considerations for a log ratio amplifier are somewhat more complicated than for other amplifiers. This is because the transfer function is nonlinear and has two inputs, each of which can vary over a wide dynamic range. The accuracy for any combination of inputs is determined from the total error specification.

TOTAL ERROR

The total error is the deviation (expressed in mV) of the actual output from the ideal output of $V_{\text{LOGOUT}} = (0.5V) \text{LOG} (I_1/I_2)$.

Thus,

$$V_{\text{LOGOUT(ACTUAL)}} = V_{\text{LOGOUT(IDEAL)}} \pm \text{Total Error} \quad (6)$$




FIGURE 14. Transfer Function with Varying I_2 and I_1 .

It represents the sum of all the individual components of error normally associated with the log amp when operated in the current input mode. The worst-case error for any given ratio of I_1/I_2 is the largest of the two errors when I_1 and I_2 are considered separately. Temperature can affect total error.

ERRORS RTO AND RTI

As with any transfer function, errors generated by the function may be Referred-to-Output (RTO) or Referred-to-Input (RTI). In this respect, log amps have a unique property: given some error voltage at the log amp's output, that error corresponds to a constant percent of the input regardless of the actual input level.

LOG CONFORMITY

For the LOG112 and LOG2112, log conformity is calculated the same as linearity and is plotted I_1/I_2 on a semi-log scale. In many applications, log conformity is the most important specification. This is true because bias current errors are negligible (5pA compared to input currents of 100pA and above) and the scale factor and offset errors may be trimmed to zero or removed by system calibration. This leaves log conformity as the major source of error.

Log conformity is defined as the peak deviation from the best fit straight line of the V_{LOGOUT} versus $\log(I_1/I_2)$ curve. This is expressed as a percent of ideal full-scale output. Thus, the nonlinearity error expressed in volts over m decades is:

$$V_{\text{LOGOUT (NONLIN)}} = 0.5\text{V/dec} \cdot 2\text{NmV} \quad (7)$$

where N is the log conformity error, in percent.

INDIVIDUAL ERROR COMPONENTS

The ideal transfer function with current input is:

$$V_{\text{LOGOUT}} = (0.5\text{V})\text{LOG}\left(\frac{I_1}{I_2}\right) \quad (8)$$

The actual transfer function with the major components of error is:

$$V_{\text{LOGOUT}} = (0.5\text{V})(1 \pm \Delta K) \log\left(\frac{I_1 - I_{B1}}{I_2 - I_{B2}}\right) \pm Nm \pm V_{\text{OSO}} \quad (9)$$

The individual component of error is:

ΔK = gain error (0.10%, typ), as specified in the specification table.

I_{B1} = bias current of A_1 (5pA, typ)

I_{B2} = bias current of A_2 (5pA, typ)

N = log conformity error (0.01%, 0.13%, typ)

0.01% for $m = 5$, 0.13% for $m = 7.5$

V_{OSO} = output offset voltage (3mV, typ)

m = number of decades over which N is specified

For example, what is the error when:

$$I_1 = 1\mu\text{A} \text{ and } I_2 = 100\text{nA} \quad (10)$$

(11)

$$V_{\text{LOGOUT}} = (0.5 \pm 0.001) \log\left(\frac{10^{-6} - 5 \cdot 10^{-12}}{10^{-7} - 5 \cdot 10^{-12}}\right) \pm (2)(0.0001)5 \pm 3.0\text{mV} \\ = 0.505\text{V}$$

Since the ideal output is 0.5V, the error as a percent of the reading is:

$$\% \text{ error} = \frac{0.505\text{V}}{0.5} \cdot 100\% = 1.01\% \quad (12)$$

For the case of voltage inputs, the actual transfer function is:

(13)


$$V_{\text{LOGOUT}} = (0.5\text{V})(1 \pm \Delta K) \log\left(\frac{\frac{V_1}{R_1} - I_{B1} \pm \frac{E_{\text{OS1}}}{R_1}}{\frac{V_2}{R_2} - I_{B2} \pm \frac{E_{\text{OS2}}}{R_2}}\right) \pm Nm \pm V_{\text{OSO}}$$

Where $\frac{E_{\text{OS1}}}{R_1}$ and $\frac{E_{\text{OS2}}}{R_2}$ (offset error) are considered to be zero for large values of resistance from external input current sources.

D (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

8 PINS SHOWN




- NOTES:
- A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).
 - D. Falls within JEDEC MS-012

DW (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

16 PINS SHOWN



- NOTES: A. All linear dimensions are in inches (millimeters).
 B. This drawing is subject to change without notice.
 C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
 D. Falls within JEDEC MS-013

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments
Post Office Box 655303
Dallas, Texas 75265