SBAS288 - AUGUST 2003

# Very Low Noise, 24-Bit Analog-to-Digital Converter

#### **FEATURES**

- 24 Bits, No Missing Codes
  - All Data Rates and PGA Settings
- Up to 23 Bits Noise-Free Resolution
- ±0.0010% Nonlinearity (max)
- Data Output Rates to 30kSPS
- Fast Channel Cycling
  - 18.6 Bits Noise-Free (21.3 Effective Bits) at 1.45kHz
- One-Shot Conversions with Standby Mode
- Flexible Input multiplexer with Sensor Detect
  - Four Differential Inputs (ADS1256)
  - Eight Single-Ended Inputs (ADS1256)
- Chopper-Stabilized Input Buffer
- Low-Noise PGA
- Self and System Calibration for all PGA Settings
- 5V Tolerant SPI™-Compatible Serial Interface
- Analog Supply: 5V
- Digital Supply: 1.8V to 3.6V
- Power Dissipation
  - As Low as 38mW in Normal Mode
  - 0.4mW in Standby Mode

#### DESCRIPTION


The ADS1255 and ADS1256 are extremely low-noise, 24-bit analog-to-digital (A/D) converters. They provide complete high-resolution measurement solutions for the most demanding applications.

The converter is comprised of a 4th-order, delta-sigma  $(\Delta\Sigma)$  modulator followed by a programmable digital filter. A flexible input multiplexer handles differential or single-ended signals and includes circuitry to verify the integrity of the external sensor connected to the inputs. The selectable input buffer greatly increases the input impedance and the low-noise programmable gain amplifier (PGA) provides gains from 1 to 64 in binary steps. The programmable filter allows the user to optimize between resolution: up to 23 bits noise-free and data rate: up to 30k samples per second (SPS). The converters offer fast channel cycling for measuring multiplexed inputs and can also perform one-shot conversions using the low-power Standby mode.

Communication is handled over an SPI-compatible serial interface that can operate with a 2-wire connection. Onboard calibration supports both self and system correction of offset and gain errors for all the PGA settings. Bidirectional digital I/Os and a programmable clock output driver are provided for general use. The ADS1255 is packaged in an SSOP-20, and the ADS1256 in an SSOP-28.

# **APPLICATIONS**

- Weigh Scales
- Scientific Instrumentation
- Industrial Process Control
- Medical Equipment



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.







# **ORDERING INFORMATION**

PRODUCT	PACKAGE-LEAD	PACKAGE DESIGNATOR(1)			ORDERING NUMBER	TRANSPORT MEDIA, QUANTITY
ADS1255(2)	CCOD 00	DB	-40°C to +85°C	ADCAGEEDD	ADS1255IDBT	Tape and Reel, 250
ADS1255(2)	SSOP-20			ADS1255IDB	ADS1255IDBR	Tape and Reel, 2000
AD04050	SSOP-28	DB		AD04050IDD	ADS1256IDBT	Tape and Reel, 250
ADS1256			-40°C to +85°C	ADS1256IDB	ADS1256IDBR	Tape and Reel, 2000

<sup>(1)</sup> For the most current specification and package information, refer to our web site at www.ti.com.

# **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range unless otherwise noted(1)

			UNIT
AVDD	to AGND	-0.3 to +6	V
DVDD	to DGND	-0.3 to +3.6	V
AGND	to DGND	-0.3 to +0.3	V
	100mA, Momentary		
Input C	urrent	10mA, Continuous	
Analog	inputs to AGND	-0.3 to AVDD + 0.3	V
Digital	DIN, SCLK, CS, RESET, SYNC/PWDN, XTAL1/CLKIN to DGND	-0.3 to +6	V
inputs	D0/CLKOUT, D1, D2, D3 to DGND	-0.3 to DVDD + 0.3	V
Maxim	um Junction Temperature	+150	°C
Operati	ing Temperature Range	-40 to +105	°C
Storage	e Temperature Range	-60 to +150	°C
Lead Te	emperature (soldering, 10s)	+300	°C

<sup>(1)</sup> Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied.



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe

proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

<sup>(2)</sup> ADS1255 available August, 2003.



# **ELECTRICAL CHARACTERISTICS**

All specifications at -40°C to +85°C, AVDD = +5V, DVDD = +1.8V, fCLKIN = 7.68MHz, PGA = 1, and VREF = +2.5V, unless otherwise noted.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Analog Inputs		•			
Full-scale input voltage (V <sub>IN</sub> ) (AINp – AIN <sub>N</sub> )		=	±2V <sub>REF</sub> /PG/	A	V
Absolute input voltage	Buffer off	AGND - 0.1		AVDD + 0.1	V
(AIN0-7, AINCOM to AGND)	Buffer on	AGND		AVDD - 2.0	V
Programmable gain amplifier		1		64	
	Buffer off, PGA = 1, 2, 4, 8, 16		150/PGA		kΩ
Differential input impedance	Buffer off, PGA = 32, 64	4.7			kΩ
	Buffer on, $f_{DATA} \le 50Hz^{(1)}$		80		MΩ
	SDCS[1:0] = 01		0.5		μΑ
Sensor detect current sources	SDCS[1:0] = 10		2		μΑ
	SDCS[1:0] = 11		10		μΑ
System Performance					
Resolution		24			Bit
No missing codes	All data rates and PGA settings	24			Bit
Data rate (f <sub>DATA</sub> )	f <sub>CLKIN</sub> = 7.68MHz	2.5		30,000	SPS(2)
Integral nonlinearity	Differential input, PGA = 1		±0.0003	±0.0010	%FSR(3)
The grain for infleating	Differential input, PGA = 64		±0.0007		%FSR
Offset error	After calibration	On the level of the noise			
Offset drift	PGA = 1		ppmFSR/°C		
Gain error	After calibration, PGA = 1, Buffer on		0.0015		%
Gairrenoi	After calibration, PGA = 64, Buffer on		0.03		%
Gain drift	PGA = 1		1.2		ppm/°C
Gairruint	PGA = 64		3		ppm/°C
Common-mode rejection	$f_{CM}^{(4)} = 60Hz, f_{DATA} = 30kSPS^{(5)}$	95	110		dB
Noise		S	ee Noise Pe	rformance Table	S
AVDD power-supply rejection	±5% Δ in AVDD	60	70		dB
DVDD power-supply rejection	±10% Δ in DVDD		100		dB
Voltage Reference Inputs	•	•			
Reference input voltage (V <sub>REF</sub> )	V <sub>REF</sub> ≡ VREFP – VREFN	0.5	2.5	2.6	V
Negative reference input (VREFN)	Buffer off	AGND - 0.1		VREFP - 0.5	V
rivegative reference input (VKLFN)	Buffer on(6)	AGND		VREFP - 0.5	V
Positive reference input (VREFP)	Buffer off	VREFN + 0.5		AVDD + 0.1	V
1 Ositive reference input (VICEI 1 )	Buffer on(6)	VREFN + 0.5		AVDD - 2.0	V
Voltage reference impedance	f <sub>CLKIN</sub> = 7.68MHz		18.5		kΩ
Digital Input/Output	<u></u> ,				
V <sub>IH</sub>	DIN, SCLK, CS, RESET, SYNC/PWDN, XTAL1/CLKIN	0.8 DVDD		5.25	V
	D0/CLKOUT, D1, D2, D3	0.8 DVDD		DVDD	V
VIL		DGND		0.2 DVDD	V
VOH	I <sub>OH</sub> = 5mA	0.8 DVDD			V
VOL	I <sub>OL</sub> = 5mA			0.2 DVDD	V
Input hysteresis			0.5		V
Input leakage	0 < VDIGITAL INPUT < DVDD			±10	μΑ
Master clock rate	External crystal between XTAL1 and XTAL2	2	7.68	10	MHz
	External oscillator driving CLKIN	0.1	7.68	10	MHz



# **ELECTRICAL CHARACTERISTICS (continued)**

All specifications at  $-40^{\circ}$ C to  $+85^{\circ}$ C, AVDD = +5V, DVDD = +1.8V,  $f_{CLKIN} = 7.68$ MHz, PGA = 1, and  $V_{REF} = +2.5$ V, unless otherwise noted.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Power-Supply					
AVDD		4.75		5.25	V
DVDD		1.8		3.6	V
	Power down			2	μΑ
	Standby mode		20		μΑ
AV/DD assessed	Normal mode, PGA = 1, Buffer off		7	10	mA
AVDD current	Normal mode, PGA = 64, Buffer off		16	20	mA
	Normal mode, PGA = 1, Buffer on		13	18	mA
	Normal mode, PGA = 64, Buffer on		36	45	mA
	Power down			2	μΑ
DVDD current	Standby mode, CLKOUT off, DVDD = 3.3V		95		μΑ
	Normal mode, CLKOUT off, DVDD = 3.3V		0.9	2	mA
Power dissipation	Normal mode, PGA = 1, Buffer off, DVDD = 3.3V		38	57	mW
-	Standby mode, DVDD = 3.3V		0.4		mW
Temperature Range	·	•			•
Specified		-40		+85	°C
Operating		-40		+105	°C
Storage		-60		+150	°C

<sup>(1)</sup> See text for more information on input impedance.

<sup>(2)</sup> SPS = samples per second.


<sup>(3)</sup>  $FSR = full-scale range = 4V_{REF}/PGA$ .


<sup>(4)</sup> f<sub>CM</sub> is the frequency of the common-mode input signal.
(5) Placing the notch of the digital filter at 60Hz (setting f<sub>DATA</sub> = 60Hz) will further improve the common-mode rejection of this frequency.

<sup>(6)</sup> The reference input range with Buffer on is restricted only if self calibration or gain self calibration is to be used. If using system calibration or writing calibration values directly to the registers, the entire Buffer off range can be used.



# PIN ASSIGNMENTS SSOP PACKAGE (TOP VIEW)





# **Terminal Functions**

	TERMIN	IAL NO.	ANALOG/DIGITAL	
NAME	ADS1255	ADS1256	INPUT/OUTPUT	DESCRIPTION
AVDD	1	1	Analog	Analog power supply
AGND	2	2	Analog	Analog ground
VREFN	3	3	Analog input	Negative reference input
VREFP	4	4	Analog input	Positive reference input
AINCOM	5	5	Analog input	Analog input common
AIN0	6	6	Analog input	Analog input 0
AIN1	7	7	Analog input	Analog input 1
AIN2	_	8	Analog input	Analog input 2
AIN3	_	9	Analog input	Analog input 3
AIN4	_	10	Analog input	Analog input 4
AIN5	_	11	Analog input	Analog input 5
AIN6	_	12	Analog input	Analog input 6
AIN7	_	13	Analog input	Analog input 7
SYNC/PDWN	8	14	Digital input(1)(2): active low	Synchronization / power down input
RESET	9	15	Digital input <sup>(1)(2)</sup> : active low	Reset input
DVDD	10	16	Digital	Digital power supply
DGND	11	17	Digital	Digital ground
XTAL2	12	18	Digital	Crystal oscillator connection
XTAL1/CLKIN	13	19	Digital/Digital input(2)	Crystal oscillator connection / external clock input
CS	14	20	Digital input(1)(2): active low	Chip select
DRDY	15	21	Digital output: active low	Data ready output
DOUT	16	22	Digital output	Serial data output
DIN	17	23	Digital input(1)(2)	Serial data input
SCLK	18	24	Digital input(1)(2)	Serial clock input
D0/CLKOUT	19	25	Digital IO(3)	Digital I/O 0 / clock output
D1	20	26	Digital IO(3)	Digital I/O 1
D2	_	27	Digital IO(3)	Digital I/O 2
D3	_	28	Digital IO(3)	Digital I/O 3

- (1) Schmitt-Trigger digital input.
- (2) 5V tolerant digital input
- (3) Schmitt-Trigger digital input when the digital I/O is configured as an input.



# PARAMETER MEASUREMENT INFORMATION




Figure 1. Serial Interface Timing




Figure 2. SCLK Reset Timing



Figure 3. RESET and SYNC/PDWN Timing



Figure 4. DRDY Update Timing



# **TIMING CHARACTERISTICS**


PARAMETER	SYMBOL	DESCRIPTION		MIN	MAX	UNIT		
		CCL K naviad		4		TCLKIN <sup>(1)</sup>		
	t <sub>1</sub>	SCLK period			10	TDATA(2)		
	tou	SCLK pulse width: high		200		ns		
	<sup>t</sup> 2H	SCER puise width. High		9	τDATA			
	t <sub>2</sub> L	SCLK pulse width: low	200		ns			
	t <sub>3</sub>	CS low to first SCLK: setup time(3)		0		ns		
	t <sub>4</sub>	Valid DIN to SCLK falling edge: setup time	50		ns			
	t <sub>5</sub>	Valid DIN to SCLK falling edge: hold time	50		ns			
See Figure 1	t <sub>6</sub>	Delay from last SCLK edge for DIN to first SCL RDATAC, RREG Commands	50		τCLKIN			
	t <sub>7</sub>	SCLK rising edge to valid new DOUT: propagat		50	ns			
	tg	SCLK rising edge to DOUT invalid: hold time		0		ns		
	tg	Last SCLK falling edge to DOUT high impedance NOTE: DOUT goes high impedance immediate	6	10	τCLKIN			
	t <sub>10</sub>	CS low after final SCLK falling edge	0		ns			
			RREG, WREG, RDATA	4		τCLKIN		
			RDATAC	16		τCLKIN		
	t <sub>11</sub>	Final SCLK falling edge of command to first	RESET, SYNC	12		τCLKIN		
		SCENTISTING edge of next command.	time 50  first SCLK rising edge for DOUT: RDATA, 50  propagation delay(4)  Id time impedance mmediately when CS goes high  RREG, WREG, RDATA RDATA RDATAC 10  RESET, SYNC 11:  RDATAC, STANDBY, SELFOCAL, SYSOCAL, SELFGCAL, SYSOCAL, SELFCAL 300  e 550  1050	Wait for	DRDY t	to go low;		
	t <sub>12</sub>	SCLK reset pattern, first high pulse		300	500	τCLKIN		
Soo Figure 2	t <sub>13</sub>	SCLK reset pattern, low pulse		5		τCLKIN		
See Figure 2	t <sub>14</sub>	SCLK reset pattern, second high pulse		550	750	τCLKIN		
	t <sub>15</sub>	SCLK reset pattern, third high pulse	1050	1250	τCLKIN			
See Figure 3	t <sub>16</sub>	RESET, SYNC/PWDN, pulse width	pattern, first high pulse pattern, low pulse pattern, second high pulse pattern, third high pulse					
See Figure 4	t <sub>17</sub>	Conversion data invalid while being updated (D	w after final SCLK falling edge  RREG, WREG, RDATA RDATAC RESET, SYNC RDATAC, STANDBY, SELFOCA SYSOCAL, SELFGCAL, SYSGCAL, SELFCAL  reset pattern, first high pulse reset pattern, second high pulse reset pattern, third high pulse					


<sup>(1)</sup> τ<sub>CLKIN</sub> = master clock period = 1/f<sub>CLKIN</sub>.
(2) τ<sub>DATA</sub> = output data period 1/f<sub>DATA</sub>.
(3) CS can be tied low.
(4) DOUT load = 20pF || 100kΩ to DGND.





# **TYPICAL CHARACTERISTICS**

All specifications at  $T_A = 25^{\circ}C$ , AVDD = 5V, DVDD = 1.8V,  $f_{CLKIN} = 7.68MHz$ , PGA = 1, and  $V_{REF} = 2.5V$ , unless otherwise noted.











# **NOISE PERFORMANCE**

The ADS1255/6 offer outstanding noise performance that can be optimized by adjusting the data rate or PGA setting. As the averaging is increased by reducing the data rate, the noise drops correspondingly. The PGA reduces the input-referred noise when measuring lower level signals. Table 1 through Table 6 summarize the typical noise performance. In all six tables, the following conditions apply: T = 25°C, AVDD = 5V, DVDD = 1.8V,  $V_{REF}$  = 2.5V, and  $f_{CLKIN}$  = 7.68MHz. Table 1 to Table 3 reflect the device input buffer enabled. Table 1 shows the rms value of the input-referred noise in volts. Table 2 shows the effective number of bits of resolution (ENOB), using the noise data from Table 1. ENOB is defined as:

$$ENOB = \frac{In(FSR/RMS \ Noise)}{In(2)}$$

where FSR is the full-scale range. Table 3 shows the noise-free bits of resolution. It is calculated with the same formula as ENOB except the peak-to-peak noise value is used instead of rms noise. Table 4 through Table 6 show the same noise data, but with the inut buffer disabled.

Table 1. Input Referred Noise (μV, rms) with Buffer On

DATA RATE	PGA									
(SPS)	1	2	4	8	16	32	64			
2.5	0.229	0.129	0.089	0.063	0.044	0.046	0.042			
5	0.270	0.177	0.112	0.082	0.059	0.066	0.057			
10	0.363	0.228	0.156	0.109	0.084	0.079	0.075			
15	0.403	0.262	0.167	0.119	0.101	0.093	0.079			
25	0.475	0.307	0.213	0.163	0.117	0.097	0.100			
30	0.508	0.330	0.221	0.172	0.134	0.116	0.116			
50	0.698	0.403	0.315	0.239	0.176	0.149	0.138			
60	0.714	0.419	0.322	0.231	0.158	0.130	0.138			
100	0.916	0.554	0.419	0.336	0.228	0.185	0.161			
500	2.262	1.532	1.155	0.849	0.478	0.410	0.389			
1000	2.992	1.917	1.476	1.187	0.676	0.558	0.505			
2000	4.068	2.711	1.966	1.605	1.168	1.006	1.005			
3750	5.607	3.588	2.695	2.085	1.423	1.201	1.153			
7500	7.272	4.670	3.422	2.536	1.847	1.511	1.412			
15,000	9.165	5.812	4.101	3.047	2.175	1.677	1.605			
30,000	11.222	6.609	4.525	3.436	2.405	1.794	1.667			

Table 2. Effective Number of Bits (ENOB, rms) with Buffer On

DATA RATE	PGA									
(SPS)	1	2	4	8	16	32	64			
2.5	25.4	25.2	24.7	24.2	23.8	22.7	21.8			
5	25.1	24.7	24.4	23.9	23.3	22.2	21.4			
10	24.7	24.4	23.9	23.5	22.8	21.9	21.0			
15	24.6	24.2	23.8	23.3	22.6	21.7	20.9			
25	24.3	24.0	23.5	22.9	22.3	21.6	20.6			
30	24.2	23.9	23.4	22.8	22.2	21.4	20.4			
50	23.8	23.6	22.9	22.3	21.8	21.0	20.1			
60	23.7	23.5	22.9	22.4	21.9	21.2	20.1			
100	23.4	23.1	22.5	21.8	21.4	20.7	19.9			
500	22.1	21.6	21.0	20.5	20.3	19.5	18.6			
1000	21.7	21.3	20.7	20.0	19.8	19.1	18.2			
2000	21.2	20.8	20.3	19.6	19.0	18.2	17.2			
3750	20.8	20.4	19.8	19.2	18.7	18.0	17.0			
7500	20.4	20.0	19.5	18.9	18.4	17.7	16.8			
15,000	20.1	19.7	19.2	18.6	18.1	17.5	16.6			
30,000	19.8	19.5	19.1	18.5	18.0	17.4	16.5			

Table 3. Noise-Free Resolution (bits) with Buffer On

DATA RATE	PGA									
(SPS)	1	2	4	8	16	32	64			
2.5	23.0	23.0	22.4	21.7	21.4	20.3	19.4			
5	22.4	22.4	22.0	21.4	21.0	19.5	18.9			
10	22.4	22.0	21.4	21.2	20.4	19.4	18.5			
15	22.4	22.0	21.4	21.0	20.2	19.2	18.6			
25	21.7	21.4	21.0	20.7	20.0	19.4	18.0			
30	21.7	21.7	20.8	20.2	19.6	19.0	18.1			
50	21.4	21.0	20.7	19.9	19.3	18.6	17.6			
60	21.2	21.0	20.4	20.2	19.2	18.7	17.5			
100	20.8	20.8	20.2	19.5	19.0	18.0	17.3			
500	19.4	19.1	18.5	18.2	17.9	17.0	16.2			
1000	18.5	18.6	17.9	17.2	17.0	16.2	15.4			
2000	18.4	18.1	17.5	16.7	16.3	15.5	14.6			
3750	18.0	17.6	17.3	16.5	16.0	15.2	14.1			
7500	17.7	17.4	16.6	16.2	15.5	14.9	14.1			
15,000	17.3	16.9	16.5	15.9	15.4	14.6	13.9			
30,000	16.9	16.8	16.3	15.8	15.3	14.7	13.7			



Table 4. Input Referred Noise ( $\mu$ V, rms) with Buffer Off

DATA RATE	PGA									
(SPS)	1	2	4	8	16	32	64			
2.5	0.248	0.163	0.118	0.077	0.052	0.075	0.072			
5	0.329	0.216	0.165	0.119	0.088	0.083	0.080			
10	0.350	0.236	0.188	0.140	0.101	0.095	0.098			
15	0.401	0.278	0.210	0.155	0.114	0.102	0.106			
25	0.459	0.330	0.226	0.159	0.119	0.113	0.116			
30	0.531	0.330	0.221	0.174	0.127	0.121	0.114			
50	0.663	0.415	0.276	0.214	0.153	0.145	0.131			
60	0.690	0.487	0.278	0.217	0.148	0.136	0.136			
100	0.930	0.565	0.353	0.262	0.191	0.151	0.160			
500	2.152	1.349	0.927	0.730	0.392	0.416	0.298			
1000	2.949	1.803	1.300	0.999	0.500	0.508	0.376			
2000	3.965	2.554	1.786	1.370	0.890	0.814	0.780			
3750	5.286	3.359	2.349	1.765	1.116	0.963	0.870			
7500	6.854	4.196	2.991	2.167	1.370	1.177	1.058			
15,000	8.803	5.297	2.449	2.513	1.548	1.312	1.170			
30,000	10.220	5.992	4.043	2.774	1.672	1.355	1.215			

Table 5. Effective Number of Bits (ENOB, rms) with Buffer Off

DATA RATE		PGA										
(SPS)	1	2	4	8	16	32	64					
2.5	25.3	24.9	24.3	23.9	23.5	22.0	21.1					
5	24.9	24.5	23.9	23.3	22.8	21.8	20.9					
10	24.8	24.3	23.7	23.1	22.6	21.6	20.6					
15	24.6	24.1	23.5	22.9	22.4	21.6	20.5					
25	24.4	23.9	23.4	22.9	22.3	21.4	20.4					
30	24.2	23.9	23.4	22.8	22.2	21.3	20.4					
50	23.8	23.5	23.1	22.5	22.0	21.0	20.2					
60	23.8	23.3	23.1	22.5	22.0	21.1	20.1					
100	23.4	23.1	22.8	22.2	21.6	21.0	19.9					
500	22.1	21.8	21.4	20.7	20.6	19.5	19.0					
1000	21.7	21.4	20.9	20.3	20.3	19.2	18.7					
2000	21.3	20.9	20.4	19.8	19.4	18.6	17.6					
3750	20.9	20.5	20.0	19.4	19.1	18.3	17.5					
7500	20.5	20.2	19.7	19.1	18.8	18.0	17.2					
15,000	20.1	19.8	19.5	18.9	18.6	17.9	17.0					
30,000	19.9	19.7	19.2	18.8	18.5	17.8	17.0					

Table 6. Noise-Free Resolution (bits) with Buffer Off

DATA RATE		PGA									
(SPS)	1	2	4	8	16	32	64				
2.5	23.0	23.0	22.0	21.4	21.4	19.7	18.8				
5	23.0	22.4	21.7	21.2	20.7	19.8	18.9				
10	22.4	22.0	21.4	21.0	20.3	19.0	18.5				
15	22.0	21.7	21.2	20.7	20.2	19.4	18.5				
25	22.0	21.7	21.0	20.5	19.8	19.2	18.0				
30	22.0	21.7	21.0	20.4	20.0	19.0	18.0				
50	21.7	21.0	20.5	20.2	19.6	18.9	17.8				
60	21.4	20.8	20.8	20.1	19.7	18.6	17.8				
100	20.7	20.5	20.3	19.8	19.2	18.7	17.6				
500	19.8	19.5	19.0	18.1	18.3	17.1	16.3				
1000	18.8	18.4	17.8	17.5	17.6	16.3	15.9				
2000	18.6	18.1	17.6	17.0	16.6	15.6	14.7				
3750	18.1	17.7	17.0	16.7	16.2	15.3	14.6				
7500	17.7	17.4	16.9	16.3	16.1	15.3	14.5				
15,000	17.2	17.1	16.8	16.3	15.9	15.1	14.3				
30,000	17.1	16.9	16.3	15.8	15.7	14.9	14.1				



# **OVERVIEW**

The ADS1255 and ADS1256 are very low-noise A/D converters. The ADS1255 supports one differential or two single-ended inputs and has two general-purpose digital I/Os. The ADS1256 supports four differential or eight single-ended inputs and has four general-purpose digital I/Os. Otherwise, the two units are identical and are referred together as the ADS1255/6.

Figure 5 shows a block diagram of the ADS1256. The input multiplexer selects which input pins are connected to the A/D converter. Selectable current sources within the input multiplexer can check for open- or short-circuit conditions on the external sensor. A selectable onboard input buffer greatly reduces the input circuitry loading by providing up to  $80 \text{M}\Omega$  of impedance. A low-noise PGA provides a gain of 1, 2, 4, 8, 16, 32, or 64. The ADS1255/6 converter is comprised of a 4th-order, delta-sigma modulator followed by a programmable digital filter. The modulator

measures the amplified differential input signal,  $V_{IN} = (AIN_P - AIN_N)$ , against the differential reference,  $V_{REF} = (VREFP - VREFN)$ . The differential reference is scaled internally by a factor of two so that the full-scale input range is  $\pm 2V_{REF}$  (for PGA = 1).

The digital filter receives the modulator signal and provides a low-noise digital output. The data rate of the filter is programmable from 2.5SPS to 30kSPS and allows tradeoffs between resolution and speed.

Communication is done over an SPI-compatible serial interface with a set of simple commands providing control of the ADS1255/6. Onboard registers store the various settings for the input multiplexer, sensor detect current sources, input buffer enable, PGA setting, data rate, etc. Either an external crystal or clock oscillator can be used to provide the clock source. General-purpose digital I/Os provide static read/write control of up to four pins. One of the pins can also be used to supply a programmable clock output.




Figure 5. Block Diagram of the ADS1256



#### INPUT MULTIPLXER

Figure 6 shows a simplified diagram of the input multiplexer. This flexible block allows any analog input pin to be connected to either of the converter differential inputs. That is, any pin can be selected as the positive input (AIN $_{\rm P}$ ); likewise, any pin can be selected as the negative input (AIN $_{\rm N}$ ). The pin selection is controlled by the multiplexer register.

The ADS1256 offers nine analog inputs, which can be configured as four independent differential inputs, eight single-ended inputs, or a combination of differential and single-ended inputs.

The ADS1255 offers three analog inputs, which can be configured as one differential input or two single-ended inputs. When using the ADS1255 and programming the input, make sure to select only the available inputs when programming the input multiplexer register.

In general, there are no restrictions on input pin selection. However, for optimum analog performance, the following recommendations are made:

- For differential measurements use AIN0 through AIN7, preferably adjacent inputs. For example, use AIN0 and AIN1. Do not use AINCOM.
- For single-ended measurements use AINCOM as common input and AIN0 through AIN7 as single-ended inputs.
- 3. Leave any unused analog inputs floating. This minimizes the input leakage current.

ESD diodes protect the analog inputs. To keep these diodes from turning on, make sure the voltages on the input pins do not go below AGND by more than 100mV, and likewise do not exceed AVDD by more than 100mV: -100mV < (AINO - 7 and AINCOM) < AVDD + 100mV.

When using ADS1255/6 for single-ended measurements, it is important to note that common input AINCOM does not need to be tied to ground. For example, AINCOM can be tied to a midpoint reference such as +2.5V or even AVDD.




Figure 6. Simplified Diagram of the Input Multiplexer



#### **OPEN/SHORT SENSOR DETECTION**

The sensor detect current sources (SDCS) provide a means to verify the integrity of the external sensor connected to the ADS1255/6. When enabled, the SDCS supply a current (I\_{SDC}) of approximately 0.5 $\mu$ A, 2 $\mu$ A, or 10 $\mu$ A to the sensor through the input multiplexer. The SDCS bits in the ADCON register enable the SDCS and set the value of I\_{SDC}.

When the SDCS are enabled, the ADS1255/6 automatically turns on the analog input buffer regardless of the BUFEN bit setting. This is done to prevent the input circuitry from loading the SDCS. AIN<sub>P</sub> must stay below 3V to be within the absolute input range of the buffer. To ensure this condition is met, a 3V clamp will start sinking current from AIN<sub>P</sub> to AGND if AIN<sub>P</sub> exceeds 3V. Note that this clamp is activated only when the SDCS are enabled.

Figure 7 shows a simplified diagram of ADS1255/6 input structure with the external sensor modeled as resistance  $R_{SENS}$  between two input pins. When the SDCS are enabled, they source  $I_{SDC}$  to the input pin connected to AIN $_{\!\!P}$  and sink  $I_{SDC}$  from the input pin connected to AIN $_{\!\!N}$ . The two 25 $\Omega$  series resistors,  $R_{MUX}$ , model the ADS1255/6 internal resistances. The signal measured with the SDCS enabled equals the total IR drop:  $I_{SDC} \times (2R_{MUX} + R_{SENS}).$  Note that when the sensor is a direct short (that is,  $R_{SENS} = 0$ ), there will still be a small signal measured by the ADS1255/6 when the SDCS are enabled:  $I_{SDC} \times 2R_{MUX}.$ 

#### **ANALOG INPUT BUFFER**

To dramatically increase the input impedance presented by the ADS1255/6, the low-drift chopper-stabilized buffer can be enabled via the BUFEN bit in the STATUS register. The input impedances with the buffer enabled can be modeled by resistors, as shown in Figure 8. Table 7 lists the values of  $\mathsf{Zeff}_A$  and  $\mathsf{Zeff}_B$  for the different data rate settings. The input impedances scale inversely with the frequency of CLKIN. For example, if  $\mathsf{f}_{\mathsf{CLKIN}}$  is reduced by half to 3.84MHz,  $\mathsf{Zeff}_B$  for a data rate of 2000SPS will double from  $\mathsf{80M}\Omega$  to  $\mathsf{160M}\Omega$ .

Table 7. Input Impedance versus Data Rate with Buffer On

DATA RATE (SPS)	Zeff <sub>A</sub> (MΩ)	Zeff <sub>B</sub> (MΩ)
30,000	> 200	6
15,000	> 200	12
7,500	> 200	24
3,750	> 200	48
2,000	> 200	80
≤ 1,000	> 200	80

NOTE: f<sub>CLKIN</sub> = 7.68MHz.

With the buffer enabled, the voltage on the analog inputs with respect to ground (listed in the Electrical Characteristics as "Absolute Input Voltage") must remain between AGND and AVDD – 2.0V. Exceeding this range reduces performance, in particular the linearity of the ADS1255/6. This same voltage range, AGND to AVDD – 2.0V, applies to the reference inputs when performing a self gain calibration with the buffer enabled.




Figure 7. Sensor Detect Circuitry.




Figure 8. Effective Impedances with Buffer Off



#### PROGRAMMABLE GAIN AMPLIFIER (PGA)

The ADS1255/6 is a very high resolution converter. To further complement its performance, the low-noise PGA provides even more resolution when measuring smaller input signals. For the best resolution, set the PGA to the highest possible setting. This will depend on the largest input signal to be measured. The ADS1255/6 full-scale input voltage equals  $\pm 2V_{REF}/PGA$ . Table 8 shows the full-scale input voltage for the different PGA settings for  $V_{REF}=2.5V$ . For example, if the largest signal to be measured is 1.0V, the optimum PGA setting would be 4, which gives a full-scale input voltage of 1.25V. Higher PGAs cannot be used since they cannot handle a 1.0V input signal.

Table 8. Full-Scale Input Voltage versus PGA Setting

PGA SETTING	FULL-SCALE INPUT VOLTAGE (V <sub>REF</sub> = 2.5V)
1	±5V
2	±2.5V
4	±1.25V
8	±0.625V
16	±312.5mV
32	±156.25mV
64	±78.125mV

The PGA is controlled by the ADCON register. Recalibrating the A/D converter after changing the PGA setting is recommended. The time required for self-calibration is dependent on the PGA setting. See the Calibration section for more details. The analog current and input impedance (when the buffer is disabled) vary as a function of PGA setting.

#### MODULATOR INPUT CIRCUITRY

The ADS1255/6 modulator measures the input signal using internal capacitors that are continuously charged and discharged. Figure 9 shows a simplified schematic of the ADS1255/6 input circuitry with the input buffer disabled. Figure 10 shows the on/off timings of the switches of Figure 9. S1 switches close during the input sampling phase. With S1 closed,  $C_{A1}$  charges to AIN $_{P}$ ,  $C_{A2}$  charges to AIN $_{N}$ , and  $C_{B}$  charges to (AIN $_{P}$  – AIN $_{N}$ ). For the discharge phase, S1 opens first and then S2 closes.  $C_{A1}$  and  $C_{A2}$  discharge to approximately AVDD/2 and  $C_{B}$ 

discharges to 0V. This two-phase sample/discharge cycle repeats with a period of  $\tau_{SAMPLE}$ . This time is a function of the PGA setting as shown in Table 9 along with the values of the capacitor  $C_{A1} = C_{A2} = C_A$  and  $C_B$ .

Table 9. Input Sampling Time,  $\tau_{\mbox{SAMPLE}},$  and  $\mbox{C}_{\mbox{A}}$  and  $\mbox{C}_{\mbox{B}}$  versus PGA

PGA SETTING	<sup>T</sup> SAMPLE	CA	С <sub>В</sub>
1	f <sub>CLKIN</sub> /4 (521ns) <sup>(1)</sup>	2.1pF	2.4pF
2	f <sub>CLKIN</sub> /4 (521ns) <sup>(1)</sup>	4.2pF	4.9pF
4	f <sub>CLKIN</sub> /4 (521ns) <sup>(1)</sup>	8.3pF	9.7pF
8	f <sub>CLKIN</sub> /4 (521ns) <sup>(1)</sup>	17pF	19pF
16	f <sub>CLKIN</sub> /4 (521ns) <sup>(1)</sup>	33pF	39pF
32	f <sub>CLKIN</sub> /2 (260ns) <sup>(1)</sup>	33pF	39pF
64	f <sub>CLKIN</sub> /2 (260ns)(1)	33pF	39pF

(1)  $\tau_{SAMPLE}$  for  $f_{CLKIN} = 7.68MHz$ .




Figure 9. Simplified Input Structure with Buffer Off




Figure 10. S1 and S2 Switch Timing for Figure 9



The charging of the input capacitors draws a transient current from the sensor driving the ADS1255/6's inputs. The average value of this current can be used to calculate an effective impedance Zeff where Zeff =  $V_{\text{IN}}/I_{\text{AVERAGE}}$ . Figure 11 shows the input circuitry with the capacitors and switches of Figure 9 replaced by their effective impedances. These impedances scale inversely with the CLKIN frequency. For example, if  $f_{\text{CLKIN}}$  is reduced by a factor of two, the impedances will double. They also change with the PGA setting. Table 10 lists the effective impedances versus PGA setting for  $f_{\text{CLKIN}} = 7.68 \text{MHz}.$ 




Figure 11. Analog Input Effective Impedances with Buffer Off

Table 10. Analog Input Impedances versus PGA

PGA SETTING	Zeff <sub>A</sub> (kΩ)	Zeff <sub>B</sub> (kΩ)
1	260	220
2	130	110
4	65	55
8	33	28
16	16	14
32	8	7
64	8	7

NOTE: f<sub>CLKIN</sub> = 7.68MHz, Buffer Off.

# **VOLTAGE REFERENCE INPUTS (VREFP, VREFN)**

The voltage reference for the ADS1255/6's A/D converter is the differential voltage between VREFP and VREFN:  $V_{REF} = VREFP - VREFN$ . The reference inputs use a structure similar to that of the analog inputs with the circuitry on the reference inputs of Figure 12. The load

presented by the switched capacitor can be modeled with an effective impedance (Zeff) of 18.5k $\Omega$  for f<sub>CLKIN</sub> = 7.68MHz.




Figure 12. Simplified Reference Input Circuitry

ESD diodes protect the reference inputs. To keep these diodes from turning on, make sure the voltages on the reference pins do not go below AGND by more than 100mV, and likewise do not exceed AVDD by 100mV:

-100mV < (VREFP or VREFN) < AVDD + 100mV

During self gain calibration, all the switches in the input multiplexer are opened, VREFN is internally connected to AIN<sub>N</sub>, and VREFP is connected to AIN<sub>P</sub>. The input buffer may be disabled or enabled during calibration. When the buffer is disabled, the reference pins will be driving the circuitry shown in Figure 9 during self gain calibration, resulting in increased loading. To prevent this additional loading from introducing gain errors, make sure the circuitry driving the reference pins has adequate drive capability. When the buffer is enabled, the loading on the reference pins will be much less, but the buffer will limit the allowable voltage range on VREFP and VREFN during self or self gain calibration as the reference pins must remain within the specified input range of the buffer in order to establish proper gain calibration.

A high quality reference voltage is essential for achieving the best performance from the ADS1255/6. Noise and drift on the reference degrade overall system performance. It is especially critical that special care be given to the circuitry generating the reference voltages and their layout when operating in the low-noise settings (that is, with low data rates) to prevent the voltage reference from limiting performance.



#### **DIGITAL FILTER**

The programmable low-pass digital filter receives the modulator's output and produces a high-resolution digital output. By adjusting the amount of filtering, tradeoffs can be made between resolution and data rate: filter more for higher resolution, filter less for higher data rate. The filter is comprised of two sections: a fixed filter followed by a programmable filter. Figure 13 shows the block diagram of the analog modulator and digital filter. Data is supplied to the filter from the analog modulator at a rate of f<sub>Cl KIN</sub>/4. The fixed filter is a 5th-order sinc filter with a decimation value of 64 that outputs data at a rate of f<sub>CLKIN</sub>/256. The second stage of the filter is a programmable averager (1st-order sinc filter) with the number of averages set by the DRATE register. The data rate is a function of the number of averages (Num\_Ave) and is given by Equation 1.

Data Rate = 
$$\frac{f_{\text{CLKIN}}}{256} \frac{1}{\text{Num\_Ave}}$$
 (1)




Figure 13. Block Diagram of the Analog Modulator and Digital Filter

Table 11 shows the averaging and corresponding data rate for each of the 16 valid DRATE register settings when  $f_{CLKIN} = 7.68 MHz$ . Note that the data rate scales directly with the CLKIN frequency. For example, reducing  $f_{CLKIN}$  from 7.68MHz to 3.84MHz reduces the data rate for DR[7:0] = 11110000 from 30,000SPS to 15,000SPS.

# FREQUENCY RESPONSE

The low-pass digital filter sets the overall frequency response for the ADS1255/6. The filter response is the product of the responses of the fixed and programmable filter sections and is given by Equation 2.

Table 11. Number of Averages and Data Rate for Each Valid DRATE Register Setting

DRATE DR[7:0]	NUMBER OF AVERAGES FOR PROGRAMMABLE FILTER (Num_Ave)	DATA RATE(1) (SPS)
11110000	1 (averager bypassed)	30,000
11100000	2	15,000
11010000	4	7500
11000000	8	3750
10110000	15	2000
10100001	30	1000
10010010	60	500
10000010	300	100
01110010	500	60
01100011	600	50
01010011	1000	30
01000011	1200	25
00110011	2000	15
00100011	3000	10
00010011	6000	5
00000011	12,000	2.5

<sup>(1)</sup> for  $f_{CLKIN} = 7.68MHz$ .

The digital filter attenuates noise on the modulator's output; this includes noise from within the ADS1255/6 and external noise present on the ADS1255/6's input signal. Adjusting the filtering by changing the number of averages used in the programmable filter changes the filter's bandwidth. With a higher number of averages, bandwidth is reduced and more noise is attenuated.



The low-pass filter has notches (or zeros) at the data output rate and multiples thereof. At these frequencies, the filter has zero gain. This feature can be useful when trying to eliminate a particular interference signal. For example, to eliminate 60Hz (and the harmonics) pickup, set the data rate equal to 60Hz. To help illustrate the filter's characteristics, Figure 14 and Figure 15 show the responses at the data rate extremes of 30kSPS and 2.5SPS respectively. Table 12 summarizes the first-notch frequency and –3dB bandwidth for the different data rate settings.




Figure 14. Frequency Response for Data Rate = 30kSPS




Figure 15. Frequency Response for Data Rate = 2.5SPS

The digital filter's low-pass characteristic repeats at multiples of the modulator rate of  $f_{CLKIN}/4$ . Figure 16 and Figure 17 show the response plotted out to 7.68MHz at the

data rate extremes of 30kSPS and 25SPS. Notice how the response near DC, 1.92MHz, 3.84MHz, 5.76MHz, 7.68MHz, is are the same. The digital filter will attenuate high-frequency noise on the ADS1255/6's inputs up to the frequency where the response repeats. If significant noise on the inputs is present above this frequency, make sure to remove with external filtering. Fortunately, this can be done on the ADS1255/6 with a simple RC filter, as shown in the Applications Section in Figure 25.

Table 12. First Notch Frequency and -3dB Filter Bandwidth

DATA RATE (SPS)	FIRST NOTCH (Hz)	-3dB BANDWIDTH (Hz)
30,000	30,000	6106
15,000	15,000	4807
7500	7500	3003
3750	3750	1615
2000	2000	878
1000	1000	441
500	500	221
100	100	44.2
60	60	26.5
50	50	22.1
30	30	13.3
25	25	11.1
15	15	6.63
10	10	4.42
5	5	2.21
2.5	2.5	1.1

NOTE: f<sub>CLKIN</sub> = 7.68MHz.




Figure 16. Frequency Response Out to 7.68MHz for Data Rate = 30kSPS






Figure 17. Frequency Response Out to 7.68MHz for Data Rate = 2.5SPS

#### **SETTLING TIME**

As with any delta-sigma converter, a certain amount of time (the settling time) is required for an instantaneous change on the analog inputs to propagate through the digital filter to the output. For the ADS1255/6, this time depends on the data rate settling. Table 13 shows the settling time for the different data rates in units of  $\overline{DRDY}$  periods.

To help understand settling time, consider the example where the data rate equals 7500SPS. After an instantaneous change on the analog inputs, Table 13 shows that it takes three data conversions for settled data to propagate through the ADS1256. The first two conversion results after the input change will not be settled and should be discarded. Figure 19 shows the recommended data retrieval sequence for this example.

#### Improving Settling Time using Synchronization

The synchronization features of the ADS1255/6 can be used to reduce the time needed for settled data, especially when operating with the lower data rates. To use, simply issue a Sync command or strobe the SYNC/PDWN pin (see the Synchronization section for more information on this operation) after the change on the analog inputs. This immediately stops the current conversion and restarts the digital filter, thereby saving conversion time. DRDY is held

high until the filter is settled, then it goes low indicating settled data is available. There is no need to ignore or discard data after synchronization. Figure 18 and Table 14 show data retrieval after synchronization. As soon as <a href="SYNC/PDWN">SYNC/PDWN</a> goes low, <a href="DRDY">DRDY</a> goes high. The new conversion begins when <a href="SYNC/PDWN">SYNC/PDWN</a> is taken high.

Table 13. Settling Time versus Data Rate

DATA RATE (SPS)	SETTLING TIME (DRDY Periods)
30,000	6
15,000	4
7500	3
3750	2
2000	2
1000	2
500	2
100	2
60	2
50	2
30	2
25	2
15	2
10	2
5	2
2.5	2




Figure 18. Data Retrieval After Synchronization




Figure 19. Example of Data Retrieval After Input Change for Data Rate = 7500SPS



Table 14. Settling Time After Synchronization versus Data Rate

DATA RATE (SPS)	SETTLING TIME AFTER SYNCHRONIZATION: t <sub>18</sub> (ms)
30,000	0.21
15,000	0.24
7500	0.31
3750	0.44
2000	0.68
1000	1.18
500	2.18
100	10.18
60	16.84
50	20.18
30	33.51
25	40.18
15	66.84
10	100.18
5	200.18
2.5	400.18

NOTE: f<sub>CLKIN</sub> = 7.68MHz.

# Settling Time after Changing the ADS1256's Input Multiplexer

After changing the ADS1256's internal input multiplexer, time is required for the new input's data to propagate through the digital filter. Similar to when the device is synchronized, the ADS1256 holds  $\overline{DRDY}$  high after an

input multiplexer change until settled data is available. There is no need to ignore or discard data while cycling through the channels of the input multiplexer. The most efficient way to cycle through the inputs is to change the multiplexer setting (using a WREG command to the multiplexer register) immediately after  $\overline{DRDY}$  goes low. Then, after changing the multiplexer, retrieve the data with the RDATA command. Changing the multiplexer before reading the data allows the ADS1256 to start measuring the new input channel immediately. See Figure 20 for how to effeciently cycle through the inputs.

Step 1: When  $\overline{DRDY}$  goes low, indicating data is ready for retrieval, update the multiplexer register to 23<sub>H</sub> using the WREG command. This changes the inputs to AIN<sub>P</sub> = AIN2, AIN<sub>N</sub> = AIN3.

Step 2: Read the data from the previous conversion using the RDATA command.

Step 3: When DRDY goes low again, repeat the cycle by first updating the multiplexer register, then read the previous data.

The time from when the multiplexer register is updated until  $\overline{\text{DRDY}}$  goes low is given by  $t_{19}.$  The overall conversion time assuming a 3-byte WREG command to update the multiplexer register with SCLK running at  $f_{\text{CLKIN}}/4$  is given by  $t_{20}.$  These times are listed for the different data rate settings in Table 15. Inverting  $t_{20}$  gives the effective overall throughput when cycling the input multiplexer. Note that if the multiplexer register is overwritten with exactly the same setting, there is no need to allow for settling time and the ADS1256's data rate remains unchanged:  $t_{19}$  and  $t_{20}$  do not apply.




Figure 20. Cycling the ADS1256's Input Multiplexer



Table 15. Timing for Cycling the ADS1256's Input Multiplexer

DATA RATE (SPS)	SETTLING TIME AFTER MULTIPLEXER CHANGES: t <sub>19</sub> (ms)	DRDY PERIOD: t <sub>20</sub> (ms)	CYCLING THROUGHPUT: 1/t <sub>20</sub> (Hz)
30,000	0.21	0.22	4528.3
15,000	0.24	0.25	3934.4
7500	0.31	0.32	3116.9
3750	0.44	0.45	2201.8
2000	0.68	0.69	1454.5
1000	1.18	1.19	842.1
500	2.18	2.19	457.1
100	10.18	10.19	98.2
60	16.84	16.85	59.3
50	20.18	20.19	49.5
30	33.51	33.52	28.9
25	40.18	40.19	24.9
15	66.84	66.85	15.0
10	100.18	100.19	10.0
5	200.18	200.19	5.0
2.5	400.18	400.19	2.5

NOTE: f<sub>CLKIN</sub> = 7.68MHz.

#### **DATA FORMAT**

The ADS1255/6 outputs 24 bits of data in Binary Two's Complement format. The LSB has a weight of  $2V_{REF}/(PGA(2^{23}-1))$ . A positive full-scale input produces an output code of  $7FFFFF_H$  and the negative full-scale input produces an output code of  $800000_H$ . The output clips at these codes for signals exceeding full-scale. Table 16 summarizes the ideal output codes for different input signals.

Table 16. Ideal Output Code versus Input Signal

INPUT SIGNAL V <sub>IN</sub> (AIN <sub>P</sub> – AIN <sub>N</sub> )	IDEAL OUTPUT CODE(1)
$\geq \frac{+2V_{REF}}{PGA}$	7FFFFF <sub>H</sub>
$\frac{+ 2V_{REF}}{PGA(2^{23} - 1)}$	000001 <sub>H</sub>
0	000000H
$\frac{-2V_{REF}}{PGA(2^{23}-1)}$	FFFFFFH
$\leq \frac{-2V_{REF}}{PGA} \left(\frac{2^{23}}{2^{23}-1}\right)$	800000 <sub>H</sub>

<sup>(1)</sup> Excludes effects of noise, INL, offset, and gain errors.

# GENERAL-PURPOSE DIGITAL I/O (D0-D3)

The ADS1256 has 4 pins dedicated for digital I/O and the ADS1255 has 2 digital I/O pins. All of the digital I/O pins are individually configurable as either inputs or outputs

through the IO register. The DIR bits of the IO register define whether each pin is an input or output, and the DIO bits control the status of the pins. Reading back the DIO register shows the state of the digital I/O pins, whether they are configured as inputs or outputs by the DIR bits. When digital I/O pins are configured as inputs, the DIO register is used to read the state of these pins. When configured as outputs, DIO sets the output value. On the ADS1255, the digital I/O pins D2 and D3 do not exist and the settings of the IO register bits that control operation of D2 and D3 have no effect on that device.

During Standby and Power-Down Modes, the GPIO remain active. If configured as outputs, they continue to drive the pins. If configured as inputs, they must be driven (not left floating) to prevent excess power dissipation.

The digital I/O pins are set as inputs after power-up or a reset, except for D0/CLKOUT, which is enabled as a clock output. If the digital I/O pins are not used, either leave them as inputs tied to ground or configure them as outputs. This prevents excess power dissipation.

#### **CLOCK OUTPUT (D0/CLKOUT)**

The clock output pin can be used to clock another device, such as a microcontroller. This clock can be configured to operate at frequencies of  $f_{CLKIN}$ ,  $f_{CLKIN}/2$ , or  $f_{CLKIN}/4$  using CLK1 and CLK0 in the ADCON register. Note that enabling the output clock and driving an external load will increase the digital power dissipation. Standby mode does not affect the clock output status. That is, if enabled, it will continue to run during standby mode. If the clock output function is not needed, it should be disabled.



# **CLOCK GENERATION**

The master clock source for the ADS1255/6 can be provided using an external crystal or clock generator. When the clock is generated using a crystal, external capacitors must be provided to ensure start-up and a stable clock frequency, as shown in Figure 21 and Table 17. Long leads should be minimized with the crystal placed close to the ADS1255/6's pins.




Figure 21. Crystal Connection

**Table 17. Recommended Crystals** 

MANUFACTURER	FREQUENCY	C1	C2	PART NUMBER
Citizen	7.68MHz	20pF	20pF	CIA/53383
ECS	8.0MHz	20pF	20pF	ECS-80-5-4

When using a crystal, neither the XTAL1 nor XTAL2 pins can be used to drive any other logic. If other devices need a clock source, the D0/CLKOUT pin is available for this function. When using an external clock generator, supply the clock signal to XTAL1/CLKIN and leave XTAL2 floating. Make sure the external clock generator supplies a clean clock waveform. Overshoot and glitches on the clock will degrade overall performance.

# **CALIBRATION**

Offset and gain errors can be minimized using the ADS1255/6's onboard calibration circuitry. Figure 22 shows the calibration block diagram. Offset errors are corrected with the Offset Calibration (OFC) register and, likewise, full-scale errors are corrected with the Full-Scale Calibration (FSC) register. Each of these registers is 24-bits and can be read from or written to.

The output of the ADS1255/6 after calibration is shown in Equation 3.

Output = 
$$\left(\frac{PGA \cdot V_{IN}}{2V_{REF}} - \frac{OFC}{\alpha}\right) FSC \cdot \beta$$
 (3)




Figure 22. Calibration Block Diagram

where  $\alpha$  and  $\beta$  vary with data rate settings shown in Table 18 along with the ideal values (assumes perfect analog performance) for OFC and FSC. OFC is a Binary Two's Complement number that can range from -8,388,608 to 8,388,607, while FSC is unipolar ranging from 0 to 16,777,215.

Table 18. Calibration Values for Different Data Rate Settings

DATA RATE (SPS)	α	β	IDEAL OFC	IDEAL FSC
30,000	400000 <sub>H</sub>	1.8639	000000H	44AC08 <sub>H</sub>
15,000	400000 <sub>H</sub>	1.8639	000000H	44AC08 <sub>H</sub>
7500	400000 <sub>H</sub>	1.8639	000000H	44AC08 <sub>H</sub>
3750	400000 <sub>H</sub>	1.8639	000000H	44AC08 <sub>H</sub>
2000	3C0000H	1.7474	000000H	494008 <sub>H</sub>
1000	3C0000H	1.7474	000000H	494008 <sub>H</sub>
500	3C0000 <sub>H</sub>	1.7474	000000H	494008 <sub>H</sub>
100	4B0000 <sub>H</sub>	2.1843	000000H	3A99A0 <sub>H</sub>
60	3E8000 <sub>H</sub>	1.8202	000000H	4651F3 <sub>H</sub>
50	4B0000 <sub>H</sub>	2.1843	000000H	3A99A0 <sub>H</sub>
30	3E8000 <sub>H</sub>	1.8202	000000H	4651F3 <sub>H</sub>
25	4B0000 <sub>H</sub>	2.1843	000000H	3A99A0 <sub>H</sub>
15	3E8000 <sub>H</sub>	1.8202	000000H	4651F3 <sub>H</sub>
10	5DC000 <sub>H</sub>	2.7304	000000H	2EE14C <sub>H</sub>
5	5DC000 <sub>H</sub>	2.7304	000000H	2EE14C <sub>H</sub>
2.5	5DC000 <sub>H</sub>	2.7304	000000 <sub>H</sub>	2EE14C <sub>H</sub>



The ADS1255/6 supports both self calibration and system calibration for any PGA setting using a set of five commands: SELFOCAL, SELFGCAL, SELFCAL, SYSOCAL, and SYSGCAL. Calibration can be done at any time, though in many applications the ADS1255/6's drift performance is low enough that a single calibration is all that is needed. It is strongly recommended to issue a self calibration command after power-up. After a reset, the ADS1255/6 performs self-calibration. Calibration must be performed whenever the data rate changes and should be performed when the buffer configuration or PGA changes.

#### Self Calibration

Self calibration corrects internal offset and gain errors. During self calibration, the appropriate calibration signals are applied internally to the analog inputs.

SELFOCAL performs a self offset calibration. The analog inputs  $\text{AIN}_{\text{P}}$  and  $\text{AIN}_{\text{N}}$  are disconnected from the signal source and connected to AVDD/2.  $\overline{\text{DRDY}}$  goes high when calibration begins and remains so until settled data is ready afterwards. There is no need to discard data after a calibration. See Table 19 for the time required for self offset calibration for the different data rate settings. As with most of the ADS1255/6's timings, the calibration time scales directly with  $f_{\text{CLKIN}}.$  Self offset calibration updates the OFC register.

Table 19. Self Offset and System Offset Calibration Timing

	<u> </u>
DATA RATE (SPS)	SELF OFFSET CALIBRATION AND SYSTEM OFFSET CALIBRATION TIME
30,000	387µs
15,000	453µs
7500	587µs
3750	853µs
2000	1.3ms
1000	2.3ms
500	4.3ms
100	20.3ms
60	33.7ms
50	40.3ms
30	67.0ms
25	80.3ms
15	133.7ms
10	200.3ms
5	400.3ms
2.5	800.3ms

NOTE: for  $f_{CLKIN} = 7.68MHz$ .

SELFGCAL performs a self gain calibration. The analog inputs AIN<sub>P</sub> and AIN<sub>N</sub> are disconnected from the signal source and AIN<sub>P</sub> is connected internally to VREFP while

AIN<sub>N</sub> is connected to VREFN. Self gain calibration can be used with any PGA setting and the ADS1255/6 has excellent gain calibration even for the higher PGA settings as shown in the Typical Characteristics section. Using the buffer will limit the common-mode range of the reference inputs during self gain calibration since they will be connected to the buffer inputs and must be within the specified analog input range. When the voltage on VREFP or VREFN exceeds the buffer's analog input range (AVDD - 2.0V), the buffer must be turned off during self gain calibration. Otherwise, use system gain calibration or write the gain coefficients directly to the FSC register. DRDY goes high when calibration begins and remains so until settled data is ready afterwards. There is no need to discard data after a calibration. Table 20 shows the time required for self gain calibration for the different data rate and PGA settings. Self gain calibration updates the FSC register.

Table 20. Self Gain Calibration Timing

DATA RATE		Р	GA SETT	ING			
(SPS)	1	2	4	8	16, 32, 64		
30,000	417µs	417µs	451μs	517μs	651µs		
15,000	484μs	484μs	484μs	551µs	551µs		
7500	617μs	617μs	617μs	617μs	751μs		
3750			884				
2000			1.4ms				
1000		2.4ms					
500	4.5ms						
100			21.0ms				
60			34.1ms				
50			41.7ms				
30			67.8ms				
25			83.0ms				
15			135.3ms	3			
10			207.0ms	3			
5		413.7ms					
2.5			827.0ms	3			

NOTE: for  $f_{CLKIN} = 7.68MHz$ .

SELFCAL performs first a self offset and then a self gain calibration. The analog inputs are disconnected from the from the signal source during self-calibration. When using the input buffer with self-calibration, make sure to observe the common–mode range of the reference inputs as described above. DRDY goes high when calibration begins and remains so until settled data is ready afterwards. There is no need to discard data after a calibration. See Table 21 for the time required for self-calibration for the different data rate settings. Self-calibration updates both the OFC and FSC registers.



**Table 21. Self-Calibration Timing** 

DATA RATE		Р	GA SETT	ING				
(SPS)	1	1 2 4 8 16, 32, 6						
30,000	596μs	596μs	692μs	696μs	892µs			
15,000	696µs	696μs	696μs	762µs	896μs			
7500	896μs	896μs	896μs	896μs	1029μs			
3750			1.3ms					
2000			2.0ms					
1000		3.6ms						
500		6.6ms						
100			31.2ms					
60			50.9ms					
50			61.8ms					
30			101.3ms	3				
25			123.2ms	3				
15			202.1ms	3				
10			307.2ms	3				
5		613.8ms						
2.5			1227.2m	s				

NOTE: for  $f_{CLKIN} = 7.68MHz$ .

#### **System Calibration**

System calibration corrects both internal and external offset and gain errors using the SYSOCAL and SYSGCAL commands. During system calibration, the appropriate calibration signals must be applied by the user to the inputs.

SYSOCAL performs a system offset calibration. The user must supply a zero input differential signal. The ADS1255/6 then computes a value that will nullify the offset in the system.  $\overline{\text{DRDY}}$  goes high when calibration begins and remains so until settled data is ready after calibration. There is no need to discard data after calibration. Table 22 shows the time required for system offset calibration for the different data rate settings. Note this timing is the same for the self offset calibration. System offset calibration updates the OFC register.

SYSGCAL performs a system gain calibration. The user must supply a full-scale input signal to the ADS1255/6. The ADS1255/6 then computes a value to nullify the gain error in the system. System gain calibration can correct inputs 80% of the full-scale input voltage and larger. Make sure not to exceed the full-scale input voltage when using system gain calibration. DRDY goes high when calibration begins and remains so until settled data is ready afterwards. There is no need to discard data after calibration. Table 22 shows the time required for system gain calibration for the different data rate settings. System gain calibration updates the FSC register.

**Table 22. System Gain Calibration Timing** 

DATA RATE (SPS)	SYSTEM GAIN CALIBRATION TIME
30,000	417µs
15,000	484µs
7500	617µs
3750	884µs
2000	1.4ms
1000	2.4ms
500	4.4ms
100	20.4ms
60	33.7ms
50	40.4ms
30	67.0ms
25	80.4ms
15	133.7ms
10	200.4ms
5	400.4ms
2.5	800.4ms

NOTE: for fCLKIN = 7.68MHz.

#### **Auto Calibration**

Auto calibration can be enabled (ACAL bit in ADCON register) to have the ADS1255/6 initiate a self calibration when any of these settings are changed. The automatic calibration will begin at the completion of a write command (WREG) that changes the data rate, PGA setting, or Buffer status.

#### SERIAL INTERFACE

The SPI-compatible serial interface consists of four signals:  $\overline{\text{CS}}$ , SCLK, DIN, and DOUT, and allows a controller to communicate with the ADS1255/6. The programmable functions are controlled using a set of on-chip registers. Data is written to and read from these registers via the serial interface

The DRDY output line is used as a status signal to indicate when a conversion has been completed. DRDY goes low when new data is available. The Timing Specification shows the timing diagram for interfacing to the ADS1255/6.

#### CHIP SELECT (CS)

The chip select  $(\overline{CS})$  input allows individual selection of a ADS1255/6 device when multiple devices share the serial bus.  $\overline{CS}$  must remain low for the duration of the serial communication. When  $\overline{CS}$  is taken high, the serial interface is reset and DOUT enters a high impedance state.  $\overline{CS}$  may be permanently tied low.



#### SERIAL CLOCK (SCLK)

The serial clock (SCLK) features a Schmitt-triggered input and is used to clock data on the DIN and DOUT pins into and out of the ADS1255/6. Even though the input has hysteresis, it is recommended to keep SCLK as clean as possible to prevent glitches from accidentally shifting the data. If SCLK is held low for 32 DRDY periods, the serial interface will reset and the next SCLK pulse will start a new communication cycle. This timeout feature can be used to recover communication when a serial interface transmission is interrupted. A special pattern on SCLK will reset the chip; see the RESET section for more details.

#### DATA INPUT (DIN) AND DATA OUTPUT (DOUT)

The data input pin (DIN) is used along with SCLK to send data to the ADS1255/6. The data output pin (DOUT) along with SCLK is used to read data from the ADS1255/6. Data on DIN is shifted into the part on the falling edge of SCLK while data is shifted out on DOUT on the rising edge of SCLK. DOUT is high impedance when not in use to allow DIN and DOUT to be connected together and be driven by a bi-directional bus. Note: the RDATAC command must not be issued while DIN and DOUT are connected together.

# DATA READY (DRDY)

The DRDY output is used as a status signal to indicate when conversion data is ready to be read. DRDY goes low when new conversion data is available. It is reset high when all 24 bits have been read back using Read Data (RDATA) or Read Data Continuous (RDATAC) command. It also goes high when the new conversion data is being updated. Do not retrieve during this update period as the data is invalid. If data is not retrieved, DRDY will only be high during the update time as shown in Figure 23.




Figure 23. DRDY with No Data Retreival

Changes in the PGA, data rate, buffer status, input channel, writing to the OFC or FSC registers, and enabling or disabling the sensor detect circuitry all force  $\overline{DRDY}$  high. It will stay high until valid data is ready. If auto-calibration is enabled (by setting the ACAL bit in the ADCON register),  $\overline{DRDY}$  will go low after the self-calibration is complete and new data is valid. Exiting from Reset, Synchronization, Standby or Power-down Mode will also force  $\overline{DRDY}$  high.  $\overline{DRDY}$  will go low as soon as valid data is ready.

#### SYNCHRONIZATION

Synchronization of the ADS1255/6 is available to coordinate the A/D conversion with an external event and also to speed settling after an instantaneous change on the analog inputs (see Improving Settling Time using Synchronization).

Synchronization can be achieved either using the SYNC/PDWN pin or with the SYNC command. To use the SYNC/PDWN pin, take it low and then high. Synchronization occurs on the first rising edge of the master clock after SYNC/PDWN is taken high. No communication is possible on the serial interface while SYNC/PDWN is low. If the SYNC/PDWN pin is held low for 20 DRDY periods the ADS1255/6 will enter the Power Down Mode.

To synchronize using the SYNC command, first shift in all eight bits of the SYNC command. This stops the operation of the ADS1255/6. When ready to synchronize, issue the WAKEUP command. Synchronization occurs on the first rising edge of the master clock after the first SCLK used to shift in the WAKEUP command. After a synchronization operation, either with the SYNC/PDWN pin or the SYNC command, DRDY stays high until valid data is ready.

# STANDBY MODE

The standby mode shuts down all of the analog circuitry and most of the digital features. The oscillator continues to run to allow for fast wakeup. To enter the standby mode, issue the STANDBY command. To exit standby mode, issue the WAKEUP command. DRDY will stay high after exiting standby mode until valid data is ready.



#### **One-Shot Mode**

The ADS1255/6 can perform one-shot conversions using the STANDBY command. The sequence for this is shown in Figure 24. First, issue the STANDBY command. This dramatically lowers the power dissipation. When ready to make a measurement, issue the WAKEUP command. Monitor  $\overline{\text{DRDY}}$  and when it goes low, the conversion is complete and data can be read using the RDATA command. Afterwards, issue another STANDBY command to save power. When ready for the next measurement, repeat the cycle starting with another WAKEUP command. The time to complete a one-shot conversion (t21) is listed for the different data rates in Table 23.

Table 23. One-Shot Conversion Times

DATA RATE (SPS)	ONE-SHOT CONVERSION TIME: t <sub>21</sub> (ms)
30,000	0.21
15,000	0.24
7500	0.31
3750	0.44
2000	0.68
1000	1.18
500	2.18
100	10.18
60	16.84
50	20.18
30	33.51
25	40.18
15	66.84
10	100.18
5	200.18
2.5	400.18

NOTE: for f<sub>CLKIN</sub> = 7.68MHz.




Figure 24. One-Shot Conversions Using the STANDBY Command

SBAS288 - AUGUST 2003



#### **POWER-DOWN**

Holding the SYNC/PWDN pin low for 20 DRDY cycles begins the power-down mode. During the Power-Down Mode, all circuitry is disabled including the oscillator.

To exit the Power-Down mode, take the SYNC/PDWN pin high. Upon exiting from Power-Down, the ADS1255/6 requires a wakeup time of TBD CLKIN cycles before conversions begin.

#### **RESET**

There are three methods to reset the ADS1255/6: the RESET input pin, RESET command, and a special SCLK reset pattern.

When using the RESET pin, take it low to force a reset. Make sure to follow the minimum pulse width timing specifications before taking the RESET pin back high.

The RESET command takes effect after all eight bits have been shifted into DIN. Afterwards, the reset releases automatically. The ADS1255/6 can also be reset with a special pattern on SCLK, see Figure 2. Reset occurs on the falling edge of the last SCLK edge in the pattern. After performing the operation, the reset releases automatically.

On reset, the configuration registers are initialized to their default state except for the ADCON register that controls the D0/CLKOUT pin. This register is only initialized to its default state when RESET is performed using the RESET pin. After releasing from RESET, self-calibration is performed, regardless of the reset method or the state of the ACAL bit before RESET.

#### **POWER-UP**

All of the configuration registers are initialized to their default state at power-up. A self calibration is then performed automatically. For the best performance, it is strongly recommended to perform an additional self calibration by issuing the SELFCAL command after the power supplies and voltage reference have had time to settle to their final values.



# **REGISTER MAP**

The operation of the ADS1255/6 is controlled through a set of registers. Collectively, the registers contain all the information needed to configure the part, such as data rate, multiplexer settings, PGA setting, calibration, etc.

ADDRESS	REGISTER	RESET VALUE	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
00H	STATUS	x1 <sub>H</sub>	ID3	ID2	ID1	ID0	ORDER	ACAL	BUFEN	DRDY
01 <sub>H</sub>	MUX	01 <sub>H</sub>	PSEL3	PSEL2	PSEL1	PSEL0	NSEL3	NSEL2	NSEL1	NSEL0
02 <sub>H</sub>	ADCON	20 <sub>H</sub>	0	CLK1	CLK0	SDCS1	SDCS0	PGA2	PGA1	PGA0
03H	DRATE	F0 <sub>H</sub>	DR7	DR6	DR5	DR4	DR3	DR2	DR1	DR0
04H	Ю	E0 <sub>H</sub>	DIR3	DIR2	DIR1	DIR0	DIO3	DIO2	DIO1	DIO0
05 <sub>H</sub>	OFC0	ххН	OFC07	OFC06	OFC05	OFC04	OFC03	OFC02	OFC01	OFC00
06H	OFC1	xxH	OFC15	OFC14	OFC13	OFC12	OFC11	OFC10	OFC09	OFC08
07H	OFC2	ххН	OFC23	OFC22	OFC21	OFC20	OFC19	OFC18	OFC17	OFC16
08H	FSC0	ххН	FSC07	FSC06	FSC05	FSC04	FSC03	FSC02	FSC01	FSC00
09H	FSC1	xxH	FSC15	FSC14	FSC13	FSC12	FSC11	FSC10	FSC09	FSC08
0A <sub>H</sub>	FSC2	ххН	FSC23	FSC22	FSC21	FSC20	FSC19	FSC18	FSC17	FSC16

# STATUS: STATUS REGISTER (ADDRESS 00H)

Reset Value = x1<sub>H</sub>

BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
ID	ID	ID	ID	ORDER	ACAL	BUFEN	DRDY

Bits 7-4 ID3, ID2, ID1, ID0 Factory Programmed Identification Bits (Read Only)

Bit 3 ORDER: Data Output Bit Order

0 = Most Significant Bit First (default)

1 = Least Significant Bit First

Input data is always shifted in most significant byte and bit first. Output data is always shifted out most significant byte first. The ORDER bit only controls the bit order of the output data within the byte.

Bit 2 ACAL: Auto Calibration

0 = Auto Calibration Disabled (default)

1 = Auto Calibration Enabled

When Auto Calibration is enabled, self-calibration begins at the completion of the WREG command that changes the PGA (bits 0-2 of ADCON register), DR (bits 7-0 in the DRATE register) or BUFEN (bit 1 in the STATUS register) values.

Bit 1 BUFEN: Analog Input Buffer Enable

0 = Buffer Disabled (default)

1 = Buffer Enabled

Bit 0 DRDY: Data Ready (Read Only)
This bit duplicates the state of the DRDY pin.

SBAS288 - AUGUST 2003



# MUX: Input Multiplexer Control Register (Address 01H)

Reset Value = 01<sub>H</sub>

BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
PSEL3	PSEL2	PSEL1	PSEL0	NSEL3	NSEL2	NSEL1	NSEL0

# Bits 7-4 PSEL3, PSEL2, PSEL1, PSEL0: Positive Input Channel (AIN<sub>P</sub>) Select

0000 = AIN0 (default)

0001 = AIN1

0010 = AIN2 (ADS1256 only)

0011 = AIN3 (ADS1256 only)

0100 = AIN4 (ADS1256 only)

0101 = AIN5 (ADS1256 only)

0110 = AIN6 (ADS1256 only)

0111 = AIN7 (ADS1256 only)

1xxx = AINCOM (when PSEL3 = 1, PSEL2, PSEL1, PSEL0 are "don't care")

NOTE: When using an ADS1255 make sure to only select the available inputs.

#### Bits 3-0 NSEL3, NSEL2, NSEL1, NSEL0: Negative Input Channel (AIN<sub>N</sub>)Select

0000 = AIN0

0001 = AIN1 (default)

0010 = AIN2 (ADS1256 only)

0011 = AIN3 (ADS1256 only)

0100 = AIN4 (ADS1256 only)

0101 = AIN5 (ADS1256 only)

0110 = AIN6 (ADS1256 only)

0111 = AIN7 (ADS1256 only)

1xxx = AINCOM (when NSEL3 = 1, NSEL2, NSEL1, NSEL0 are "don't care")

NOTE: When using an ADS1255 make sure to only select the available inputs.

#### ADCON: A/D Control Register (Address 02H)

Reset Value = 20H

BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
0	CLK1	CLK0	SDCS1	SDCS0	PGA2	PGA1	PGA0

#### Bit 7 Reserved, always 0 (Read Only)

# Bits 6-5 CLK1, CLK0: D0/CLKOUT Clock Out Rate Setting

00 = Clock Out OFF

01 = Clock Out Frequency = f<sub>CLKIN</sub> (default)

10 = Clock Out Frequency = f<sub>CLKIN</sub>/2

11 = Clock Out Frequency = f<sub>CLKIN</sub>/4

When not using CLKOUT, it is recommended that it be turned OFF.

#### Bits 4-2 SDCS1, SCDS0: Sensor Detect Current Sources

00 = Sensor Detect OFF (default)

01 = Sensor Detect Current = 0.5μA

 $10 = Sensor Detect Current = 2\mu A$ 

11 = Sensor Detect Current = 10μA

The Sensor Detect Current Sources can be activated to verify the integrity of an external sensor supplying a signal to the ADS1255/6. A shorted sensor will produce a very small signal while an open-circuit sensor will produce a very large signal.

# Bits 2-0 PGA2, PGA1, PGA0: Programmable Gain Amplifier Setting

000 = 1 (default)

001 = 2

010 = 4

011 = 8

100 = 16

101 = 32

110 = 64

111 = 64



# DRATE: A/D Data Rate (Address 03H)

Reset Value = F0H

BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
DR7	DR6	DR5	DR4	DR3	DR2	DR1	DR0

The 16 valid Data Rate settings are shown below. Make sure to select a valid setting as the invalid settings may produce unpredictable results.

Bits 7-0 DR[7: 0]: Data Rate Setting(1)

11110000 = 30,000SPS (default)

11100000 = 15.000SPS

11010000 = 7,500SPS

11000000 = 3,750SPS

10110000 = 2,000SPS

10100001 = 1,000SPS

10010010 = 500SPS

10000010 = 100SPS

01110010 = 60SPS

01100011 = 50SPS

01010011 = 30SPS

01000011 = 25SPS

00110011 = 15SPS

00100011 = 10SPS 00010011 = 5SPS

00010011 = 0010

00000011 = 2.5SPS

NOTE: for fCI KIN = 7.68MHz. Data rates scale linearly with fCI KIN.

# I/O: GPIO Control Register (Address 04H)

Reset Value = E0<sub>H</sub>

BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
DIR3	DIR2	DIR1	DIR0	DIO3	DIO2	DIO1	DIO0

The states of these bits control the operation of the general–purpose digital I/O pins. The ADS1256 has 4 I/O pins: D3, D2, D1, and D0/CLKOUT. The ADS1255 has two digital I/O pins: D1 and D0/CLKOUT. When using an ADS1255, the register bits DIR3, DIR2, DIO3, and DIO2 can be read from and written to but have no effect.

Bit 7 DIR3, Digital I/O Direction for Digital I/O Pin D3 (used on ADS1256 only)

0 = D3 is an output

1 = D3 is an input (default)

Bit 6 DIR2, Digital I/O Direction for Digital I/O Pin D2 (used on ADS1256 only)

0 = D2 is an output

1 = D2 is an input (default)

Bit 5 DIR1, Digital I/O Direction for Digital I/O Pin D1

0 = D1 is an output

1 = D1 is an input (default)

Bit 4 DIRO, Digital I/O Direction for Digital I/O Pin D0/CLKOUT

0 = D0/CLKOUT is an output (default)

1 = D0/CLKOUT is an input

Bits 3-0 DI0[3:0]: Status of Digital I/O Pins D3, D2, D1, D0/CLKOUT

Reading these bits will show the state of the corresponding digital I/O pin, whether if the pin is configured as an input or output by DIR3-DIR0. When the digital I/O pin is configured as an output by the DIR bit, writing to the corresponding DIO bit will set the output state. When the digital I/O pin is configured as an input by the DIR bit, writing to the corresponding DIO bit will have no effect. When DO/CLKOUT is configured as an output and CLKOUT is enabled (using CLK1, CLK0 bits in the ADCON register), writing to DIO0 will have no effect.





# OFC0: Offset Calibration Byte 0, least significant byte (Address 05<sub>H</sub>)

Reset value depends on calibration results.

BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
OFC07	OFC06	OFC05	OFC04	OFC03	OFC02	OFC01	OFC00

# OFC1: Offset Calibration Byte 1 (Address 06<sub>H</sub>)

Reset value depends on calibration results.

Toot Talke deposite on California							_	
	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
	OFC15	OFC14	OFC13	OFC12	OFC11	OFC10	OFC09	OFC08

# OFC: Offset Calibration Byte 2, most significant byte (Address 07H)

Reset value depends on calibration results.

BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
OFC23	OFC22	OFC21	OFC20	OFC19	OFC18	OFC17	OFC16

# FSC0: Full-scale Calibration Byte 0, least significant byte (Address 08<sub>H</sub>)

Reset value depends on calibration results.

Ī	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
ſ	FSC07	FSC06	FSC05	FSC04	FSC03	FSC02	FSC01	FSC00

# FSC1: Full-scale Calibration Byte 1 (Address 09<sub>H</sub>)

Reset value depends on calibration results.

Trees take deposite on eather results.							
BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
FSC15	FSC14	FSC13	FSC12	FSC11	FSC10	FSC09	FSC08

# FSC2: Full-scale Calibration Byte 2, most significant byte (Address 0A<sub>H</sub>)

Reset value depends on calibration results.

Treest value depende en cameration receite.							
BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
FSC23	FSC22	FSC21	FSC20	FSC19	FSC18	FSC17	FSC16



# **COMMAND DEFINITIONS**

The commands listed below control the operation of the ADS1255/6. All of the commands are stand-alone except for the register reads and writes (RREG, WREG) which require a second command byte plus data. Additional command and data bytes may be shifted in without delay after the first command byte. The ORDER bit in the STATUS register sets the order of the bits within the output data.  $\overline{\text{CS}}$  must stay low during the entire command sequence.


COMMAND	DESCRIPTION	1ST COMMAND BYTE	2ND COMMAND BYTE
WAKEUP	Completes SYNC and Exits Standby Mode	0000 0000 (00 <sub>H</sub> )	
RDATA	Read Data	0000 0001 (01 <sub>H</sub> )	
RDATAC	Read Data Continuously	0000 0011 (03 <sub>H</sub> )	
SDATAC	Stop Read Data Continuously	0000 1111 (0F <sub>H</sub> )	
RREG	Read from REG rrr	0001 rrrr (1x <sub>H</sub> )	0000_nnnn
WREG	Write to REG rrr	0101 rrrr (5x <sub>H</sub> )	0000_nnnn
SELFCAL	Offset and Gain Self Calibration	1111 0000 (F0 <sub>H</sub> )	
SELFOCAL	Offset Self Calibration	1111 0001 (F1 <sub>H</sub> )	
SELFGCAL	Gain Self Calibration	1111 0010 (F2 <sub>H</sub> )	
SYSOCAL	System Offset Calibration	1111 0011 (F3 <sub>H</sub> )	
SYSGCAL	System Gain Calibration	1111 0100 (F4 <sub>H</sub> )	
SYNC	Synchronize the A/D Conversion	1111 1100 (FC <sub>H</sub> )	
STANDBY	Begin the Standby Mode	1111 1101 (FD <sub>H</sub> )	
RESET	Reset to Power Up Values	1111 1110 (FE <sub>H</sub> )	
WAKEUP	Completes SYNC and Exits Standby Mode	1111 1111 (FF <sub>H</sub> )	

n = number of equations to be read/written - 1. For example, to read/write three registers, set nnnn = 2 (0010).

#### **RDATA: Read Data**

**Description:** Issue this command after  $\overline{DRDY}$  goes low to read a single conversion result. After all 24 bits have been shifted out on DOUT,  $\overline{DRDY}$  goes high. It is not necessary to read back all 24 bits, but  $\overline{DRDY}$  will then not return high until new data is being updated. See the Timing Characteristics for the required delay between the end of the RDATA command and the beginning of shifting data on DOUT:  $t_6$ .

#### Data Transfer Sequence:




r = starting register address for read/write commands.




#### **RDATAC: Read Data Continuous**

**Description:** Issue command after  $\overline{DRDY}$  goes low to enter the Read Data Continuous Mode. This mode enables the continuous output of new data on each  $\overline{DRDY}$  without the need to issue subsequent read commands. After all 24 bits have been read,  $\overline{DRDY}$  goes high. It is not necessary to read back all 24 bits, but  $\overline{DRDY}$  will then not return high until new data is being updated. This Mode may be terminated by the Stop Read Data Continuous command (STOPC). Because DIN is constantly being monitored during the Read Data Continuous Mode for the STOPC or RESET command, do not use this mode if DIN and DOUT are connected together. See the Timing Characteristics for the required delay between the end of the RDATAC command and the beginning of shifting data on DOUT: t<sub>6</sub>.

Data Transfer Sequence:




On the following DRDY, shift out data by applying SCLKs. The Read Data Continuous Mode terminates if uuuu uuuu equals the STOPC or RESET command in any of the three bytes on DIN.



#### STOPC: Stop Read Data Continuous

**Description:** Ends the continuous data output mode. (see RDATAC). Issue after  $\overline{DRDY}$  goes low.

Data Transfer Sequence:





#### **RREG: Read from Registers**


**Description:** Output the data from up to 11 registers starting with the register address specified as part of the command. The number of registers read will be one plus the second byte of the command. If the count exceeds the remaining registers, the addresses will wrap back to the beginning.

1st Command Byte: 0001 rrrr where rrrr is the address of the first register to read.

2nd Command Byte: 0000 nnnn where nnnn is the number of bytes to read – 1. See the Timing Characteristics for the required delay between the end of the RREG command and the beginning of shifting data on DOUT: t<sub>6</sub>.

# Data Transfer Example:

Read Two Registers Starting from Register 01<sub>H</sub> (multiplexer)



#### WREG: Write to Register

**Description:** Write to the registers starting with the register specified as part of the command. The number of registers that will be written is one plus the value of the second byte in the command.


1st Command Byte: 0101 rrrr where rrrr is the address to the first register to be written.

2nd Command Byte: 0000 nnnn where nnnn is the number of bytes to be written - 1.

Data Byte(s): data to be written to the registers.

Data Transfer Example:

Write Two Registers Starting from 03<sub>H</sub> (DRATE)



#### **SELFCAL: Self Offset and Gain Calibration**

**Description:** Performs a self offset and self gain calibration. The Offset Calibration Register (OFC) and Full-Scale Calibration Register (FSC) are updated after this operation.  $\overline{DRDY}$  goes high at the beginning of the calibration. It goes low after the calibration completes and settled data is ready. Do not send additional commands after issuing this command until  $\overline{DRDY}$  goes low indicating that the calibration is complete.

#### **SELFOCAL: Self Offset Calibration**

**Description:** Performs a self offset calibration. The Offset Calibration Register (OFC) is updated after this operation.  $\overline{DRDY}$  goes high at the beginning of the calibration. It goes low after the calibration completes and settled data is ready. Do not send additional commands after issuing this command until  $\overline{DRDY}$  goes low indicating that the calibration is complete.

#### **SELFGCAL: Self Gain Calibration**

**Description:** Performs a self gain calibration. The Full-Scale Calibration Register (FSC) is updated with new values after this operation.  $\overline{DRDY}$  goes high at the beginning of the calibration. It goes low after the calibration completes and settled data is ready. Do not send additional commands after issuing this command until  $\overline{DRDY}$  goes low indicating that the calibration is complete.



#### SYSOCAL: System Offset Calibration

Description: Performs a system offset calibration. The Offset Calibration Register (OFC) is updated after this operation. DRDY goes high at the beginning of the calibration. It goes low after the calibration completes and settled data is ready. Do not send additional commands after issuing this command until DRDY goes low indicating that the calibration is complete.


#### **SYSGCAL: System Gain Calibration**

**Description:** Performs a system gain calibration. The Full-Scale Calibration Register (FSC) is updated after this operation.  $\overline{DRDY}$  goes high at the beginning of the calibration. It goes low after the calibration completes and settled data is ready. Do not send additional commands after issuing this command until  $\overline{DRDY}$  goes low indicating that the calibration is complete.

# SYNC: Synchronize the A/D Conversion

**Description:** This command synchronizes the A/D conversion. To use, first shift in the command. Then shift in the WAKEUP command. Synchronization occurs on the first CLKIN rising edge after the first SCLK used to shift in the WAKEUP command.


Data Transfer Sequence:



#### STANDBY: Standby Mode / One-Shot Mode

**Description:** This command puts the ADS1255/6 into a low power Standby Mode. After issuing the Standby Mode command, make sure there is no more activity on SCLK while  $\overline{\text{CS}}$  is low, as this will interrupt the Standby Mode. If  $\overline{\text{CS}}$  is high, SCLK activity is allowed during Standby Mode. To exit the Standby Mode, issue the WAKEUP command. This command can also be used to perform single conversions (see One-Shot Mode section) .

Data Transfer Sequence:



# WAKEUP: Complete Synchronization or Exit Standby Mode

**Description:** Used in conjunction with the SYNC and STANDBY commands. Two values (all zeros or all ones) are available for this command.

#### **RESET: Reset Registers to Default Values**

**Description:** Returns all registers except CLKON to their default values. This command will also stop the Read Continuous mode: in this case, issue the RESET command after DRDY goes low.



# APPLICATIONS INFORMATION GENERAL RECOMMENDATIONS

The ADS1255 and ADS1256 are very high-resolution ADCs. Getting the optimal performance from them requires careful attention to their support circuitry and printed circuit board (PCB) design. Figure 25 shows the basic connections for the ADS1255. It is recommended to use a single ground plane for both the analog and digital supplies. This ground plane should be shared with the bypass capacitors and analog conditioning circuits. However, avoid though using this ground plane for noisy digital components such as microprocessors. If a split ground plane is used with the ADS1255/6, make sure the analog and digital planes are tied together. There should not be a voltage difference between the ADS1255/6's analog and digital ground pins (AGND and DGND).

As with any precision circuit, use good supply bypassing techniques. A smaller value ceramic in parallel with a larger value tantalum or a larger value low-voltage ceramic work well. Place the capacitors, in particular the ceramic ones, close to the supply pins. Run the digital logic off as low of voltage as possible. This helps reduce coupling back to the analog inputs. Avoid ringing on the digital inputs. Small resistors ( $\approx 100\Omega$ ) in series with the digital

pins can help by controlling the trace impedance. When not using the RESET or SYNC/PDWN inputs, tie directly to the ADS1255/6's DVDD pin.

Pay special attention to the reference and analog inputs. These are the most critical circuits. On the voltage reference inputs, bypass with low equivalent series resistance (ESR) capacitors. Make these capacitors as large as possible to maximize the filtering on the reference. With the ADS1255/6's outstanding performance, it is easy for the voltage reference to limit overall performance if not carefully selected. When using a stand-alone reference, make sure it is very low noise and very low drift. Ratiometric measurements, where the input signal and reference track each other, are somewhat less sensitive, but still make sure the reference signal is clean.

Often times, only a simple RC filter (as shown in Figure 25) is needed on the inputs. This circuit limits the high-frequency noise near the modulator's frequency, see the Frequency Response section. Avoid low-grade dielectrics for the capacitors to minimize temperature variations and leakage. Keep the input traces as short as possible and place the components close to the input pins. When using the ADS1256, make sure to filter all the input channels being used.




Figure 25. ADS1255 Basic Connections



# **DIGITAL INTERFACE CONNECTIONS**

The ADS1255/6's 5V tolerate SPI, QSPI<sup>TM</sup>, and MICROWIRE<sup>TM</sup> compatible interface easily connects to a wide variety of microcontrollers. Figure 26 shows the basic connection to TI's MSP430 family of low-power microcontrollers. Figure 27 shows the connection to microcontrollers with an SPI interface like TI's MSC12xx family or the 68HC11 family. Note, the MSC12xx includes a high-resolution A/D converter; the ADS1255/6 can be used to add additional channels of measurement or provide higher-speed conversions. Finally, Figure 28 shows how to connect the ADS1255/6 to an 8xC51's UART in serial mode 0 in a 2-wire configuration. Avoid using the continuous read mode (RDATAC) when DIN and DOUT are connected together.





Figure 26. Connection to MSP430 Microcontroller



(1)  $\overline{CS}$  may be tied low.

Figure 27. Connection to Microcontrollers with an SPI Interface





Figure 28. Connection to 8xC51 Microcontroller's UART with a 2-Wire Interface



# DB (R-PDSO-G\*\*)

# PLASTIC SMALL-OUTLINE

# 28 PINS SHOWN




NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-150

# DB (R-PDSO-G\*\*)

# PLASTIC SMALL-OUTLINE

# **28 PINS SHOWN**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2003, Texas Instruments Incorporated