


**FEATURES:**


- 5V operation
- Five low noise CMOS level outputs
- <500ps output skew, Q<sub>0</sub>–Q<sub>4</sub>
- Outputs 3-state and reset while OE/RST low
- PLL disable feature for low frequency testing
- Internal loop filter RC network
- Balanced drive outputs ±36mA
- 80MHz maximum frequency
- Available in QSOP package

**DESCRIPTION**

The QS5935 Clock Driver uses an internal phase locked loop (PLL) to lock low skew outputs to a reference clock input. Five outputs are available: Q<sub>0</sub>–Q<sub>4</sub>. Careful layout and design ensure <500ps skew between the Q<sub>0</sub>–Q<sub>4</sub>. The QS5935 includes an internal RC filter which provides excellent jitter characteristics and eliminates the need for external components. The PLL can also be disabled by the PLL\_EN signal to allow low frequency or DC testing. The QS5935 is designed for use in cost sensitive high-performance computing systems, workstations, multi-board computers, networking hardware, and mainframe systems. Several can be used in parallel or scattered throughout a system for guaranteed low skew, system-wide clock distribution networks. In the QSOP package, the QS5935 clock driver represents the best value in small form factor, high-performance clock management products.

**FUNCTIONAL BLOCK DIAGRAM**


## PIN CONFIGURATION

QSOP  
TOP VIEW

## ABSOLUTE MAXIMUM RATINGS (1)

Symbol	Rating	Max.	Unit
AVDD, VDD	Supply Voltage to Ground	-0.5 to +7	V
	DC Input Voltage VIN	-0.5 to VDD+0.5	V
	Maximum Power Dissipation (TA = 85°C)	0.5	W
TSTG	Storage Temperature Range	-65 to +150	°C

## NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## CAPACITANCE (TA = 25°C, f = 1MHz, VIN = 0V) (1)

Pins	Typ.	Max.	Unit
CIN	3	4	pF
COUT	4	5	pF

## NOTE:

1. Capacitance is characterized but not tested.

## PIN DESCRIPTION

Pin Name	I/O	Description
CLK_IN	I	Reference clock input
FEEDBACK	I	External feedback provides flexibility for different output frequency relationships
Q0 -Q4	O	Clock outputs
OE/RST	I	Output enable/asynchronous reset. Resets all output registers. When 0, all outputs are held in a tri-stated condition. When 1, outputs are enabled.
PLL_EN	I	When 1, PLL is enabled. When 0, PLL is disabled and the output for Q0 -Q4 will be CLK_IN/2 in frequency. This allows the CLK_IN input to be single-stepped for system debug.
VDD	—	Power supply for output buffers
AVDD	—	Power supply for phase lock loop and other internal circuitries
GND	—	Ground supply for output buffers
AGND	—	Ground supply for phase lock loop and other internal circuitries

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Industrial:  $T_A = -40^\circ\text{C}$  to  $+85^\circ\text{C}$ ,  $\text{AV}_{\text{DD}}/\text{V}_{\text{DD}} = 5.0\text{V} \pm 10\%$ 

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
$V_{\text{IH}}$	Input HIGH Voltage	Guaranteed Logic HIGH Level	2	—	—	V
$V_{\text{IL}}$	Input LOW Voltage	Guaranteed Logic LOW Level	—	—	0.8	V
$V_{\text{OH}}$	Output HIGH Voltage	$I_{\text{OH}} = -36\text{mA}$	$\text{V}_{\text{DD}} - 0.75$	—	—	V
		$I_{\text{OH}} = -100\mu\text{A}$	$\text{V}_{\text{DD}} - 0.2$	—	—	V
$V_{\text{OL}}$	Output LOW Voltage	$\text{V}_{\text{DD}} = \text{Min.}, I_{\text{OL}} = 36\text{mA}$	—	—	0.45	V
		$\text{V}_{\text{DD}} = \text{Min.}, I_{\text{OL}} = 100\mu\text{A}$	—	—	0.2	V
$V_{\text{H}}$	Input Hysteresis	—	—	100	—	mV
$I_{\text{OZ}}$	Output Leakage Current	$\text{V}_{\text{OUT}} = \text{V}_{\text{DD}}$ or GND, $\text{V}_{\text{DD}} = \text{Max.}, \text{Outputs Disabled}$	—	—	$\pm 5$	$\mu\text{A}$
$I_{\text{IN}}$	Input Leakage Current	$\text{V}_{\text{IN}} = \text{AV}_{\text{DD}}$ or GND, $\text{AV}_{\text{DD}} = \text{Max.}$	—	—	$\pm 5$	$\mu\text{A}$

## POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Conditions	Typ.	Max.	Unit
$I_{\text{DDQ}}$	Quiescent Power Supply Current	$\text{V}_{\text{DD}} = \text{Max.}, \text{OE}/\overline{\text{RST}} = \text{LOW},$ $\text{CLK\_IN} = \text{LOW}$ , All outputs unloaded	—	1	mA
$\Delta I_{\text{DD}}$	Power Supply Current per Input HIGH	$\text{V}_{\text{DD}} = \text{Max.}, \text{V}_{\text{IN}} = 3.4\text{V}$	0.7	1.5	mA
$I_{\text{DDD}}$	Dynamic Power Supply Current <sup>(1)</sup>	$\text{V}_{\text{DD}} = \text{Max.}, \text{CL} = 0\text{pF}$	—	0.4	mA/MHz

## NOTE:






1. This value is guaranteed but not tested.

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE

Symbol	Parameter <sup>(1)</sup>	Min.	Typ.	Max.	Unit
$t_{\text{SKR}}$	Output Skew Between Rising Edges, Q <sub>0</sub> -Q <sub>4</sub> <sup>(2,3)</sup>	—	—	500	ps
$t_{\text{SKF}}$	Output Skew Between Falling Edges, Q <sub>0</sub> -Q <sub>4</sub> <sup>(2,3)</sup>	—	—	500	ps
$t_{\text{PW}}$	Pulse Width, Q <sub>0</sub> -Q <sub>4</sub>	$\text{T}_{\text{Cyc}}/2 - 0.4$	—	$\text{T}_{\text{Cyc}}/2 + 0.4$	ns
$t_{\text{J}}$	Cycle-to-Cycle Jitter <sup>(2,5)</sup>	-0.15	—	+0.15	ns
$t_{\text{PD}}$	CLK_IN to Feedback Delay <sup>(2,6)</sup>	-500	—	+500	ps
$t_{\text{LOCK}}$	CLK_IN to Phase Lock	—	—	10	ms
$t_{\text{PZH}}$ $t_{\text{PZL}}$	Output Enable Time, OE/ $\overline{\text{RST}}$ LOW to HIGH <sup>(4)</sup>	0	—	14	ns
$t_{\text{PHZ}}$ $t_{\text{PLZ}}$	Output Disable Time, OE/ $\overline{\text{RST}}$ HIGH to LOW <sup>(2,4)</sup>	0	—	14	ns
$t_{\text{R}}, t_{\text{F}}$	Output Rise/Fall Times, $0.2\text{V}_{\text{DD}} \sim 0.8\text{V}_{\text{DD}}$ <sup>(2)</sup>	—	—	2.5	ns
$t_{\text{R}}, t_{\text{F}}$	Maximum Rise/Fall Times, 0.8V to 2V	—	—	3	ns
$f_{\text{I}}$	Input Clock Frequency	10	—	80	MHz
$t_{\text{PWC}}$	Input Clock Pulse, HIGH or LOW <sup>(7)</sup>	2	—	—	ns
$D_{\text{H}}$	Duty Cycle, CLK_IN <sup>(7)</sup>	25	—	75	%


## NOTES:

1. See Test Loads and Waveforms for test load and termination.
2. This parameter is guaranteed by characterization but not tested.
3. Skew specifications apply under identical environments (loading, temperature,  $\text{V}_{\text{DD}}$ , device speed grade).
4. Measured in open loop mode PLL\_EN = 0.
5. Jitter is characterized using an oscilloscope, Q output at 20MHz. Measurement is taken one cycle after jitter.
6.  $t_{\text{PD}}$  measured at device inputs at 1.5V, Q output at 80MHz.
7. Input timing requirements are guaranteed by design but not tested. Where pulse width implied by  $D_{\text{H}}$  is less than  $t_{\text{PWC}}$  limit,  $t_{\text{PWC}}$  limit applies.

AC TEST LOADS AND WAVEFORMS

TEST CIRCUIT 1 is used for output enable/disable parameters.

TEST CIRCUIT 2 is used for all other timing parameters.

AC TIMING DIAGRAM**NOTES:**

1. AC Timing Diagram applies to Q output connected to FEEDBACK .
2. All parameters are measured at 0.5V<sub>DD</sub> except for t<sub>PD</sub>, which is measured at 1.5V

## ORDERING INFORMATION

QS	XXXX	X	X	
Device Type		Package	Process	
			Blank	Industrial (-40°C to +85°C)
			Q	Quarter Size Outline Package
			5935	Low Skew CMOS PLL Clock Driver with Integrated Loop Filter



**CORPORATE HEADQUARTERS**  
2975 Stender Way  
Santa Clara, CA 95054

*for SALES:*  
800-345-7015 or 408-727-6116  
fax: 408-492-8674  
[www.idt.com](http://www.idt.com)

*for Tech Support:*  
[logichelp@idt.com](mailto:logichelp@idt.com)  
(408) 654-6459