

August 1993 Revised February 2002

## 74VHC164 8-Bit Serial-In, Parallel-Out Shift Register

#### **General Description**

The VHC164 is an advanced high-speed CMOS device fabricated with silicon gate CMOS technology. It achieves the high-speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation. The VHC164 is a high-speed 8-Bit Serial-In/Parallel-Out Shift Register. Serial data is entered through a 2-input AND gate synchronous with the LOW-to-HIGH transition of the clock. The device features an asynchronous Master Reset which clears the register, setting all outputs LOW independent of the clock. An input protection circuit insures that 0V to 7V can be applied to the input pins without regard to the supply voltage. This device can be used to interface 5V to 3V systems and two supply systems such as battery backup. This circuit prevents device destruction due to mismatched supply and input voltages.

#### **Features**


- High Speed:  $f_{MAX} = 175 \text{ MHz}$  at  $V_{CC} = 5V$
- $\blacksquare$  Low power dissipation:  $I_{CC}=4~\mu\text{A}$  (max) at  $T_{A}=25^{\circ}\text{C}$
- $\blacksquare$  High noise immunity:  $V_{NIH} = V_{NIL} = 28\% \ V_{CC}$  (min)
- Power down protection provided on all inputs
- Low noise: V<sub>OLP</sub> = 0.8V (max)
- Pin and function compatible with 74HC164

#### **Ordering Code:**


Order Number	Package Number	Package Description
74VHC164M	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
74VHC164SJ	M14D	14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74VHC164MTC	MTC14	14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74VHC164N	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Surface mount packages are also available on Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

#### **Logic Symbol**



#### **Connection Diagram**



#### **Pin Descriptions**

Pin Names	Description
A, B	Data Inputs
	Clock Pulse Input (Active Rising Edge)
MR	Master Reset Input (Active LOW)
Q <sub>0</sub> –Q <sub>7</sub>	Outputs

### **Functional Description**

The VHC164 is an edge-triggered 8-bit shift register with serial data entry and an output from each of the eight stages. Data is entered serially through one of two inputs (A or B); either of these inputs can be used as an active High Enable for data entry through the other input. An unused input must be tied HIGH.


Each LOW-to-HIGH transition on the Clock (CP) input shifts data one place to the right and enters into Q<sub>0</sub> the logical AND of the two data inputs (A • B) that existed before the rising clock edge. A LOW level on the Master Reset (MR) input overrides all other inputs and clears the register asynchronously, forcing all Q outputs LOW.

#### **Function Table**

Operating	I	Inputs			Outputs		
Mode	MR	Α	В	$Q_0$	Q <sub>1</sub> –Q <sub>7</sub>		
Reset (Clear)	L	Х	Х	L	L–L		
Shift	Н	L	L	L	Q <sub>0</sub> -Q <sub>6</sub>		
	Н	L	Н	L	Q <sub>0</sub> -Q <sub>6</sub>		
	Н	Н	L	L	$Q_0 - Q_6$		
	Н	Н	Н	Н	$Q_0 - Q_6$		

H = HIGH Voltage Levels

## **Logic Diagram**



L = LOW Voltage Levels

X = Immaterial

 $<sup>{\</sup>sf Q}={\sf Lower}$  case letters indicate the state of the referenced input or output one setup time prior to the LOW-to-HIGH clock transition.

#### **Absolute Maximum Ratings**(Note 1)

 $\begin{array}{lll} \mbox{Supply Voltage (V}_{\mbox{CC}}) & -0.5\mbox{V to } +7.0\mbox{V} \\ \mbox{DC Input Voltage (V}_{\mbox{IN}}) & -0.5\mbox{V to } +7.0\mbox{V} \end{array}$ 

 $\begin{array}{lll} \text{DC Output Voltage (V_{OUT})} & -0.5 \text{V to V}_{CC} + 0.5 \text{V} \\ \text{DC Diode Current (I}_{IK}) & -20 \text{ mA} \\ \text{Output Diode Current (I}_{OK}) & \pm 20 \text{ mA} \\ \text{DC Output Current (I}_{OUT}) & \pm 25 \text{ mA} \\ \end{array}$ 

DC V $_{\rm CC}$ /GND Current (I $_{\rm CC}$ )  $\pm 75$  mA Storage Temperature (T $_{\rm STG}$ )  $-65^{\circ}{\rm C}$  to  $+150^{\circ}{\rm C}$ 

Lead Temperature  $(T_L)$ 

(Soldering, 10 seconds) 260°C

# Recommended Operating Conditions (Note 2)

Input Rise and Fall Time (t<sub>r</sub>, t<sub>f</sub>)  $V_{CC} = 3.3V \pm 0.3V \qquad \qquad 0 \text{ ns/V} \sim 100 \text{ ns/V}$ 

 $V_{CC} = 3.3V \pm 0.3V$  0 ns/V ~ 100 ns/V  $V_{CC} = 5.0V \pm 0.5V$  0 ns/V ~ 20 ns/V

Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation of circuits outside databook specifications.

Note 2: Unused inputs must be held HIGH or LOW. They may not float.

#### **DC Electrical Characteristics**

Symbol	Parameter	v <sub>cc</sub>	T <sub>A</sub> = 25°C		$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		Units	Conditions		
- Cymbol		(V)	Min	Тур	Max	Min	Max	Onno	Conditions	
V <sub>IH</sub>	HIGH Level Input	2.0	1.50			1.50		V		
	Voltage	3.0- 5.5	0.7 V <sub>CC</sub>			0.7 V <sub>CC</sub>		v		
V <sub>IL</sub>	LOW Level Input	2.0			0.50		0.50	V		
	Voltage	3.0 - 5.5			$0.3  V_{CC}$		$0.3~\mathrm{V}_{\mathrm{CC}}$	v		
V <sub>OH</sub>	HIGH Level Output	2.0	1.9	2.0		1.9			$V_{IN} = V_{IH}$	$I_{OH} = -50 \mu A$
	Voltage	3.0	2.9	3.0		2.9		V	or V <sub>IL</sub>	
		4.5	4.4	4.5		4.4				
		3.0	2.58			2.48		V		$I_{OH} = -4 \text{ mA}$
		4.5	3.94			3.80		v		$I_{OH} = -8 \text{ mA}$
V <sub>OL</sub>	LOW Level Output	2.0		0.0	0.1		0.1		$V_{IN} = V_{IH}$	$I_{OL} = 50 \mu A$
	Voltage	3.0		0.0	0.1		0.1	V	or V <sub>IL</sub>	
		4.5		0.0	0.1		0.1			
		3.0			0.36		0.44	V		$I_{OL} = 4 \text{ mA}$
		4.5			0.36		0.44	V		$I_{OL} = 8 \text{ mA}$
I <sub>IN</sub>	Input Leakage Current	0 – 5.5			±0.1		±1.0	μΑ	V <sub>IN</sub> = 5.5V or GND	
I <sub>CC</sub>	Quiescent Supply Current	5.5			4.0		40.0	μΑ	$V_{IN} = V_{CC}$ o	r GND

#### **Noise Characteristics**

Symbol	Parameter	V <sub>CC</sub>	T <sub>A</sub> = 25°C		Units	Conditions	
		(V)	Тур	Limits	Onico	Conditions	
V <sub>OLP</sub>	Quiet Output Maximum	5.0	0.5	0.8	V	C <sub>1</sub> = 50 pF	
(Note 3)	Dynamic V <sub>OL</sub>	5.0	0.5	0.0	v	- 30 βι	
V <sub>OLV</sub>	Quiet Output Minimum	5.0	-0.5	0.8	V	C <sub>1</sub> = 50 pF	
(Note 3)	Dynamic V <sub>OL</sub>	5.0	-0.5	0.0	V	οι = 50 με	
V <sub>IHD</sub>	Minimum HIGH Level	5.0		3.5	V	C <sub>1</sub> = 50 pF	
(Note 3)	Dynamic Input Voltage	5.0		3.3	V	- 50 μ	
V <sub>ILD</sub>	Maximum LOW Level	5.0		1.5	V	C <sub>1</sub> = 50 pF	
(Note 3)	Dynamic Input Voltage	5.0		1.5	V	- 30 βι	

Note 3: Parameter guaranteed by design.

## **AC Electrical Characteristics**


Symbol	Parameter	V <sub>CC</sub>	T <sub>A</sub> = 25°C		$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		Units	Conditions		
Cymbol		(V)	Min	Тур	Max	Min	Max	011110	Conditions	
f <sub>MAX</sub>	Maximum Clock Frequency	$3.3 \pm 0.3$	80	125		65		MHz	$C_L = 15 \text{ pF}, R_L = 1 \text{ k}$	
			50	75		45			$C_L = 50 \text{ pF}, R_L = 1 \text{k}$	
		5.0 ± 0.5	125	175		105		MHz	$C_L = 15 \text{ pF}, R_L = 1 \text{k}$ $C_L = 50 \text{ pF}, R_L = 1 \text{k}$	
		3.0 ± 0.3	85	115		75		IVII IZ	$C_L = 50 \text{ pF}, R_L = 1 \text{k}$	
t <sub>PLH</sub>	Propagation Delay	$3.3 \pm 0.3$		8.4	12.8	1.0	15.0	ns	$C_L = 15 \text{ pF}, R_L = 1 \text{ k}$	
t <sub>PHL</sub>	Time (CP-Q <sub>n</sub> )	3.3 ± 0.3		10.9	16.3	1.0	18.5	113	$C_L = 50 \text{ pF}, R_L = 1 \text{k}$	
		5.0 ± 0.5		5.8	9.0	1.0	10.5	ns	$C_L = 15 \text{ pF}, R_L = 1 \text{ k}$	
		3.0 ± 0.3		7.3	11.0	1.0	12.5	115	$C_L = 50 \text{ pF}, R_L = 1 \text{k}$	
t <sub>PHL</sub>	Propagation Delay	$3.3 \pm 0.3$		8.3	12.8	1.0	15.0	ns	$C_L = 15 \text{ pF}, R_L = 1 \text{ k}$	
	Time (MR-Q <sub>n</sub> )			10.8	16.3	1.0	18.5		$C_L = 50 \text{ pF}, R_L = 1 \text{k}$	
		5.0 ± 0.5		5.2	8.6	1.0	10.0	ns	$C_L = 15 \text{ pF}, R_L = 1 \text{ k}$	
	3.0			6.7	10.6	1.0	12.0	115	$C_L = 50 \text{ pF}, R_L = 1 \text{k}$	
C <sub>IN</sub>	Input Capacitance			4	10		10	pF	V <sub>CC</sub> = Open	
C <sub>PD</sub>	Power Dissipation			76				pF	(Note 4)	
Capacitance				. •				μ.	(	

Note 4: C<sub>PD</sub> is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained from the equation: I<sub>CC</sub> (opr.) = C<sub>PD</sub> \* V<sub>CC</sub> \* f<sub>IN</sub> + I<sub>CC</sub>.


## **AC Operating Requirements**

Symbol	P	V <sub>CC</sub> (V) (Note 5)	T <sub>A</sub> = 25°C		$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	
	Parameter		Тур	Guarar	nteed Minimum	Units
t <sub>W</sub> (L)	Minimum Pulse Width (CP)	3.3		5.0	5.0	20
$t_W(H)$		5.0		5.0	5.0	ns
t <sub>W</sub> (L)	Minimum Pulse Width (MR)	3.3		5.0	5.0	
		5.0		5.0	5.0	ns
t <sub>S</sub>	Minimum Setup Time	3.3		5.0	6.0	ns
		5.0		4.5	4.5	115
t <sub>H</sub>	Minimum Hold Time	3.3		0.0	0.0	ns
		5.0		1.0	1.0	115
t <sub>REC</sub>	Minimum Removal Time (MR)	3.3		2.5	2.5	20
		5.0		2.5	2.5	ns

**Note 5:**  $V_{CC}$  is  $3.3 \pm 0.3 V$  or  $5.0 \pm 0.5 V$ 





14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow Package Number M14A




## Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 5.0±0.1 -A-7.72 4.16 6.4 4.4±0.1 -B-3.2 0.2 C B A 0.65 ALL LEAD TIPS LAND PATTERN RECOMMENDATION PIN #1 IDENT. - SEE DETAIL A ALL LEAD TIPS 1.2 MAX - 0.90 +0.15 - 0.09-0.20 -C-- 0.10±0.05 0.19 - 0.30 **♦** 0.13 **№** A B**⑤** C**⑤** -12.00° TOP & BOTTOM R0.09 MIN-GAGE PLANE NOTES: A. CONFORMS TO JEDEC REGISTRATION MO-153, VARIATION AB, REF NOTE 6, DATE 7/93. 0.25 B. DIMENSIONS ARE IN MILLIMETERS. C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS. SEATING PLANE D. DIMENSIONS AND TOLERANCES PER ANSI Y14.5M, 1982. -1.00-R0.09 MIN MTC14RevC3 DETAIL A 14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC14

#### Physical Dimensions inches (millimeters) unless otherwise noted (Continued)







14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N14A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com