

June 1999 Revised November 2001

74VCX245

Low Voltage Bidirectional Transceiver with 3.6V Tolerant Inputs and Outputs

General Description

The VCX245 contains eight non-inverting bidirectional buffers with 3-STATE outputs and is intended for bus oriented applications. The T/\overline{R} input determines the direction of data flow. The \overline{OE} input disables both the A and B ports by placing them in a high impedance state.

The 74VCX245 is designed for low voltage (1.4V to 3.6V) $\rm V_{CC}$ applications with I/O compatibility up to 3.6V.

The 74VCX245 is fabricated with an advanced CMOS technology to achieve high-speed operation while maintaining low CMOS power dissipation.

Features

- \blacksquare 1.4V to 3.6V V_{CC} supply operation
- 3.6V tolerant inputs and outputs
- Power-off high impedance inputs and outputs
- Supports Live Insertion and Withdrawal (Note 1)
- t_{PC}

3.5 ns max for 3.0V to 3.6V $V_{\rm CC}$

- Static Drive (I_{OH}/I_{OL}) ±24 mA @ 3.0V V_{CC}
- Uses patented noise/EMI reduction circuitry
- Latchup performance exceeds 300 mA
- ESD performance:

Human body model > 2000V

Machine model > 200V


Note 1: To ensure the high impedance state during power up and power down, \overline{OE}_n should be tied to V_{CC} through a pull up resistor. The minimum value of the resistor is determined by the current sourcing capability of the driver.

Ordering Code:

Order Number	Package Number	Package Description		
74VCX245WM	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide		
74VCX245MTC	MTC20	20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide		

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code

Logic Symbol



Pin Descriptions

Pin Names	Description	
ŌĒ	Output Enable Input (Active LOW)	
T/R	Transmit/Receive Input	
A ₀ -A ₇	Side A Inputs or 3-STATE Outputs	
B ₀ –B ₇	Side B Inputs or 3-STATE Outputs	

Connection Diagram

GND ·


Truth Table

Inputs		Outputs
OE	T/R	
Г	L	Bus B ₀ -B ₇ Data to Bus A ₀ -A ₇
L	Н	Bus A ₀ -A ₇ Data to Bus B ₀ -B ₇
Н	Х	HIGH Z State on A ₀ -A ₇ , B ₀ -B ₇ (Note 2)

- H = HIGH Voltage Level
 L = LOW Voltage Level
 X = Immaterial
 Z = High Impedance

- Note 2: Unused bus terminals during HIGH Z State must be held HIGH or LOW.

Logic Diagram



Absolute Maximum Ratings(Note 3)

DC Output Voltage (V_O)

Outputs 3-STATE -0.5V to +4.6V Outputs Active (Note 4) -0.5V to $V_{CC} + 0.5$ V

DC Input Diode Current (I_{IK}) $V_I < 0V$ —50 mA

DC Output Diode Current (I_{OK})

 $\begin{array}{ccc} \rm V_O < 0V & -50 \; mA \\ & \rm V_O > V_{CC} & +50 \; mA \\ DC \; Output \; Source/Sink \; Current & \pm 50 \; mA \\ \end{array}$

 (I_{OH}/I_{OL})

DC V $_{\rm CC}$ or Ground Current ± 100 mA Storage Temperature (T $_{\rm STG}$) $-65^{\circ}{\rm C}$ to $+150^{\circ}{\rm C}$

Recommended Operating Conditions (Note 5)

Power Supply

 $\begin{array}{cc} \text{Operating} & \text{1.4V to 3.6V} \\ \text{Input Voltage} & -0.3V \text{ to 3.6V} \end{array}$

Output Voltage (V_O)

Output in Active States $\,$ 0V to $\,$ V $_{CC}$ Output in 3-STATE $\,$ 0V to 3.6V

Output Current in I_{OH}/I_{OL}

 $\begin{array}{lll} {\rm V_{CC}} = 3.0 {\rm V} \ {\rm to} \ 3.6 {\rm V} & \pm 24 \ {\rm mA} \\ {\rm V_{CC}} = 2.3 {\rm V} \ {\rm to} \ 2.7 {\rm V} & \pm 18 \ {\rm mA} \\ {\rm V_{CC}} = 1.65 {\rm V} \ {\rm to} \ 2.3 {\rm V} & \pm 6 \ {\rm mA} \\ \end{array}$

 $V_{CC} = 1.60 \text{ to } 2.3 \text{ V}$ $V_{CC} = 1.4 \text{ V to } 1.6 \text{ V}$ $\pm 2 \text{ mA}$

Free Air Operating Temperature (T_A) -40°C to +85°C

Minimum Input Edge Rate ($\Delta t/\Delta V$)

 $V_{IN} = 0.8V$ to 2.0V, $V_{CC} = 3.0V$ 10 ns/V

Note 3: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 4: IO Absolute Maximum Rating must be observed.

Note 5: Floating or unused inputs must be held HIGH or LOW.

DC Electrical Characteristics

Symbol	Parameter	Conditions	V _{CC} (V)	Min	Max	Units
V _{IH}	HIGH Level Input Voltage		2.7 - 3.6	2.0		
			2.3 - 2.7	1.6		
			1.65 - 2.3	0.65 × V _{CC}		V
			1.4 - 1.6	0.65 × V _{CC}		
V _{IL}	LOW Level Input Voltage		2.7-3.6		0.8	
			2.3–2.7		0.7	V
			1.65–2.3		$0.35 \times V_{CC}$	V
			1.4 - 1.6		$0.35 \times V_{CC}$	
V _{OH}	HIGH Level Output Voltage	$I_{OH} = -100 \mu A$	2.7–3.6	V _{CC} - 0.2		
		$I_{OH} = -12 \text{ mA}$	2.7	2.2		
		$I_{OH} = -18 \text{ mA}$	3.0	2.4		
		$I_{OH} = -24 \text{ mA}$	3.0	2.2		
		$I_{OH} = -100 \mu A$	2.3–2.7	V _{CC} - 0.2		
		$I_{OH} = -6 \text{ mA}$	2.3	2.0		V
		$I_{OH} = -12 \text{ mA}$	2.3	1.8		V
		$I_{OH} = -18 \text{ mA}$	2.3	1.7		
		$I_{OH} = -100 \mu A$	1.65–2.3	V _{CC} - 0.2		1
		$I_{OH} = -6 \text{ mA}$	1.65	1.25		
		$I_{OH} = -100 \mu\text{A}$	1.4 - 1.6	V _{CC} - 0.2		
		$I_{OH} = -2 \text{ mA}$	1.4	1.05		

DC Electrical Characteristics (Continued)

Symbol	Parameter	Conditions	V _{CC} (V)	Min	Max	Units
V _{OL}	LOW Level Output Voltage	$I_{OL} = 100 \mu A$	2.7-3.6		0.2	
		I _{OL} = 12 mA	2.7		0.4	
		I _{OL} = 18 mA	3.0		0.4	
		I _{OL} = 24 mA	3.0		0.55	
		$I_{OL} = 100 \mu A$	2.3-2.7		0.2	
		I _{OL} = 12 mA	2.3		0.4	V
		I _{OL} = 18 mA	2.3		0.6	
		$I_{OL} = 100 \mu A$	1.65-2.3		0.2	
		I _{OL} = 6 mA	1.65		0.3	
		I _{OL} = 100 μA	1.4 - 1.6		0.2	
		I _{OL} = 2 mA	1.4		0.35	
I	Input Leakage Current	$0 \le V_1 \le 3.6V$	1.4–3.6		±5.0	μА
l _{OZ}	3-STATE Output Leakage	$0 \le V_O \le 3.6V$	1.4–3.6		±10	μА
		$V_I = V_{IH}$ or V_{IL}	1.4-3.0		±10	μА
I _{OFF} I	Power-OFF Leakage Current	$0 \le (V_I, V_O) \le 3.6V$	0		10	μА
I _{CC}	Quiescent Supply Current	V _I = V _{CC} or GND	1.4-3.6		20	
		$V_{CC} \le (V_I, V_O) \le 3.6V \text{ (Note 6)}$	1.4–3.6		±20	μΑ
ΔI_{CC}	Increase in I _{CC} per Input	$V_{IH} = V_{CC} - 0.6V$	2.7–3.6		750	μΑ

Note 6: Outputs disabled or 3-STATE only.

AC Electrical Characteristics (Note 7)

Symbol	Parameter	Conditions	V _{cc}	T _A = -40°	C to +85°C	Units	Figure
- Cymbol	T drumeter	Conditions	(V)	Min	Max	Oillio	Number
t _{PHL} , t _{PLH}	Propagation Delay	$C_L = 30 \text{ pF}, R_L = 500\Omega$	3.3 ± 0.3	0.6	3.5		
	A_n to B_n or B_n to A_n		2.5 ± 0.2	8.0	4.2		Figures 1, 2
			1.8 ± 0.15	1.5	8.4	ns	, -
		$C_L = 15 \text{ pF}, R_L = 2k\Omega$	1.5 ± 0.1	1.0	16.8		Figures 5, 6
t _{PZL} , t _{PZH}	Output Enable Time	$C_L = 30 \text{ pF}, R_L = 500\Omega$	3.3 ± 0.3	0.6	4.5		
			2.5 ± 0.2	8.0	5.6		Figures 1, 3, 4
			1.8 ± 0.15	1.5	9.8	ns	., 0, .
		$C_L = 15 \text{ pF}, R_L = 2k\Omega$	1.5 ± 0.1	1.0	19.6		Figures 5, 7, 8
t _{PLZ} , t _{PHZ}	Output Disable Time	$C_L = 30 \text{ pF}, R_L = 500\Omega$	3.3 ± 0.3	0.6	3.6		
			2.5 ± 0.2	8.0	4.0		Figures 1, 3, 4
			1.8 ± 0.15	1.5	7.2	ns	., -, .
		$C_L = 15 \text{ pF}, R_L = 2k\Omega$	1.5 ± 0.1	1.0	14.4		Figures 5, 7, 8
t _{OSHL}	Output to Output Skew	$C_L = 30 \text{ pF}, R_L = 500\Omega$	3.3 ± 0.3		0.5		
t _{OSLH}	(Note 8)		2.5 ± 0.2		0.5	ns	
			1.8 ± 0.15		0.75		
		$C_L = 15 \text{ pF}, R_L = 2k\Omega$	1.5 ± 0.1		1.5		

Note 7: For $C_L = 50_p F$, add approximately 300 ps to the AC maximum specification.

Note 8: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t_{OSHL}) or LOW-to-HIGH (t_{OSLH}).

Dynamic Switching Characteristics

Symbol	Parameter	Conditions	V _{CC}	T _A = 25°C	Units
- Cymbol	T drameter	Conditions	(V)	Typical	Omio
V _{OLP}	Quiet Output Dynamic Peak V _{OL}	$C_L = 30 \text{ pF, } V_{IH} = V_{CC}, V_{IL} = 0V$	1.8	0.3	
			2.5	0.7	V
			3.3	1.0	
V _{OLV}	Quiet Output Dynamic Valley V _{OL}	$C_L = 30 \text{ pF, } V_{IH} = V_{CC}, V_{IL} = 0V$	1.8	-0.3	
			2.5	-0.7	V
			3.3	-1.0	
V _{OHV}	Quiet Output Dynamic Valley V _{OH}	$C_L = 30 \text{ pF, } V_{IH} = V_{CC}, V_{IL} = 0V$	1.8	1.3	
			2.5	1.7	V
			3.3	2.0	

Capacitance

Symbol	Parameter	Conditions	$T_A = +25^{\circ}C$	Units
		001141110110	Typical	J
C _{IN}	Input Capacitance	$V_I = 0V \text{ or } V_{CC}, V_{CC} = 1.8V, 2.5V \text{ or } 3.3V$	6	pF
C _{I/O}	Input/Output Capacitance	$V_I = 0V \text{ or } V_{CC}, V_{CC} = 1.8V, 2.5V \text{ or } 3.3V$	7	pF
C _{PD}	Power Dissipation Capacitance	$V_I = 0V \text{ or } V_{CC}, f = 10 \text{ MHz}, V_{CC} = 1.8V, 2.5V \text{ or } 3.3V$	20	pF

AC Loading and Waveforms (V_{CC} 3.3V \pm 0.3V to 1.8V \pm 0.15V)




FIGURE 1. AC Test Circuit

TEST	SWITCH	
t _{PLH} , t _{PHL}	Open	
t _{PZL} , t _{PLZ}	6V at $V_{CC} = 3.3 \pm 0.3V$;	
	V_{CC} x 2 at V_{CC} = 2.5V \pm 0.2V; 1.8V \pm 0.15V	
t _{PZH} , t _{PHZ}	GND	




FIGURE 2. Waveform for Inverting and Non-inverting Functions




FIGURE 3. 3-STATE Output High Enable and Disable Times for Low Voltage Logic





FIGURE 4. 3-STATE Output Low Enable and Disable Times for Low Voltage Logic

Symbol	V _{CC}				
Cymbol	$3.3V \pm 0.3V$	2.5V ± 0.2V	1.8V ± 0.15V		
V_{mi}	1.5V	V _{CC} /2	V _{CC} /2		
V _{mo}	1.5V	V _{CC} /2	V _{CC} /2		
V _X	V _{OL} + 0.3V	V _{OL} + 0.15V	V _{OL} + 0.15V		
V _Y	V _{OH} – 0.3V	V _{OH} – 0.15V	V _{OH} – 0.15V		

AC Loading and Waveforms (V $_{CC}$ 1.5 \pm 0.1V)



t _{PLH} , t _{PZH} ,	
t _{PZL} ,	t_{PLZ}

TEST	SWITCH
$t_{\text{PLH}},t_{\text{PHL}}$	Open
t_{PZL},t_{PLZ}	V_{CC} x 2 at V_{CC} = 1.5 \pm 0.1V
t_{PZH},t_{PHZ}	GND

FIGURE 5. AC Test Circuit




FIGURE 6. Waveform for Inverting and Non-Inverting Functions




FIGURE 7. 3-STATE Output High Enable and Disable Times for Low Voltage Logic






FIGURE 8. 3-STATE Output Low Enable and Disable Times for Low Voltage Logic

Symbol	V _{cc}
	1.5V ± 0.1V
V _{mi}	V _{CC} /2
V_{mo}	V _{CC} /2
V _X	V _{OL} + 0.1V
V_{Y}	V _{OH} – 0.1V





20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC20

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com