March 1998 Revised April 1999

### FAIRCHILD

SEMICONDUCTOR

# 74VCX16500 Low Voltage 18-Bit Universal Bus Transceivers with 3.6V Tolerant Inputs and Outputs

#### **General Description**

The VCX16500 is an 18-bit universal bus transceiver which combines D-type latches and D-type flip-flops to allow data flow in transparent, latched, and clocked modes.

Data flow in each direction is controlled by output-enable (OEAB and OEBA), latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is HIGH. When LEAB is LOW, the A data is latched if CLKAB is held at a HIGH or LOW logic level. If LEAB is LOW, the A bus data is stored in the latch/flip-flop on the HIGH-to-LOW transition of CLKAB. When OEAB is HIGH, the outputs are active. When OEAB is LOW, the outputs are in a high-impedance state.

The VCX16500 is designed for low voltage (1.65V to 3.6V)  $V_{CC}$  applications with I/O capability up to 3.6V.

The 74VCX16500 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining low CMOS power dissipation.

#### Features

- 1.65V–3.6V V<sub>CC</sub> supply operation
- 3.6V tolerant inputs and outputs
- t<sub>PD</sub> (A to B, B to A)
- 2.9 ns max for 3.0V to 3.6V V\_{CC} 3.5 ns max for 2.3V to 2.7V V\_{CC}
- 7.0 ns max for 1.65V to 1.95V  $\rm V_{\rm CC}$
- Power-down high impedance inputs and outputs
- Supports live insertion/withdrawal (Note 1)
  Static Drive (I<sub>OH</sub>/I<sub>OL</sub>)
  - $\pm 24$  mA @ 3.0V V $_{\rm CC}$   $\pm 18$  mA @ 2.3V V $_{\rm CC}$
  - ±6 mA @ 1.65V V<sub>CC</sub>
- Uses patented noise/EMI reduction circuitry
- Latchup performance exceeds 300 mA
  ESD performance:
  - Human body model > 2000V Machine model >200V

Note 1: To ensure the high-impedance state during power up or power down,  $\overline{\text{OEBA}}$  should be tied to  $V_{CC}$  through a pull-up resistor and OEAB should be tied to GND through a pull-down resistors; the minimum value of the resistor is determined by the current-sourcing capability of the driver.

#### **Ordering Code:**

Order Number	Package Number	Package Description		
74VCX16500MTD	MTD56	56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide		
Devices also available on Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.				

© 1999 Fairchild Semiconductor Corporation DS500089.prf

# 74VCX16500

Connection	Diagram		
OEAB —		56	- GND
LEAB	2	55	- CLKAB
A1-	3	54	
GND -	4	53	- GND
A2-	5	52	-B <sub>2</sub>
A3-	6	51	-B3
v <sub>cc</sub> -	7	50	-v <sub>cc</sub>
A4 —	8	49	— B <sub>4</sub>
A <sub>5</sub> —	9	48	— в <sub>5</sub>
A <sub>6</sub> —	10	47	— в <sub>6</sub>
GND -	11	46	- GND
A <sub>7</sub> —	12	45	— В <sub>7</sub>
A <sub>8</sub> —	13	44	— В <sub>8</sub>
A <sub>9</sub> —	14	43	— В9
A <sub>10</sub> —	15	42	— В <sub>10</sub>
A <sub>11</sub> -	16	41	— В <sub>11</sub>
A <sub>12</sub> —	17	40	— В <sub>1 2</sub>
GND —	18	39	— GND
A <sub>13</sub> -	19	38	— В <sub>1 3</sub>
A <sub>14</sub> —	20	37	— В <sub>14</sub>
A <sub>15</sub> -	21	36	— В <sub>15</sub>
v <sub>cc</sub> —	22	35	-v <sub>cc</sub>
A <sub>16</sub>	23	34	— <sup>в</sup> 16
A <sub>17</sub> —	24	33	— B <sub>17</sub>
GND —	25	32	— GND
A <sub>18</sub>	26	31	— B <sub>18</sub>
OEBA -	27	30	- CLKBA
LEBA —	28	29	— GND
			I

#### **Pin Descriptions**

Pin Names	Description
OEAB	Output Enable Input for A to B Direction (Active HIGH)
OEBA	Output Enable Input for B to A Direction (Active LOW)
LEAB, LEBA	Latch Enable Inputs
CLKAB, CLKBA	Clock Inputs
A <sub>1</sub> -A <sub>18</sub>	Side A Inputs or 3-STATE Outputs
B <sub>1</sub> –B <sub>18</sub>	Side B Inputs or 3-STATE Outputs

#### Function Table (Note 2)


	Inputs			Outputs
OEAB	LEAB	CLKAB	A <sub>n</sub>	B <sub>n</sub>
L	Х	х	Х	Z
н	н	х	L	L
н	н	х	н	н
Н	L	$\downarrow$	L	L
н	L	$\downarrow$	н	н
н	L	н	Х	B <sub>0</sub> (Note 3)
н	L	L	х	B <sub>0</sub> (Note 4)

H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial (HIGH or LOW, inputs may not float) Z = High Impedance

Note 2: A-to-B data flow is shown; B-to-A flow is similar but uses  $\overline{\text{OEBA}}$ , LEBA and  $\overline{\text{CLKBA}}$ .  $\overline{\text{OEBA}}$  is active LOW.

Note 3: Output level before the indicated steady-state input conditions

were established. Note 4: Output level before the indicated steady-state input conditions were established, provided that  $\overline{\text{CLKAB}}$  was LOW before LEAB went LOW.



#### Absolute Maximum Ratings(Note 5)

Absolute Maximum Rat	t <b>ings</b> (Note 5)	<b>Recommended Operatin</b>	g
Supply Voltage (V <sub>CC</sub> )	-0.5V to +4.6V	Conditions (Note 7)	
DC Input Voltage (VI)	-0.5V to +4.6V	Power Supply	
Output Voltage (V <sub>O</sub> )		Operating	1.65V to 3.6V
Outputs 3-STATE	-0.5V to +4.6V	Data Retention Only	1.2V to 3.6V
Outputs Active (Note 6)	–0.5 to $V_{CC}$ + 0.5V	Input Voltage	-0.3V to 3.6V
DC Input Diode Current ( $I_{IK}$ ) $V_I < 0V$	–50 mA	Output Voltage (V <sub>O</sub> )	
DC Output Diode Current (I <sub>OK</sub> )		Output in Active States	0V to V <sub>CC</sub>
V <sub>O</sub> < 0V	–50 mA	Output in 3-STATE	0.0V to 3.6V
$V_{O} > V_{CC}$	+50 mA	Output Current in I <sub>OH</sub> /I <sub>OL</sub>	
DC Output Source/Sink Current		$V_{CC} = 3.0V$ to 3.6V	±24 mA
(I <sub>OH</sub> /I <sub>OL</sub> )	±50 mA	$V_{CC} = 2.3V$ to 2.7V	±18 mA
DC V <sub>CC</sub> or Ground Current per		V <sub>CC</sub> = 1.65V to 2.3V	±6 mA
Supply Pin (I <sub>CC</sub> or Ground)	±100 mA	Free Air Operating Temperature (T <sub>A</sub> )	$-40^{\circ}C$ to $+85^{\circ}C$
Storage Temperature Range (T <sub>STG</sub> )	-65°C to +150°C	Minimum Input Edge Rate (Δt/ΔV)	
		$V_{IN} = 0.8V$ to 2.0V, $V_{CC} = 3.0V$	10 ns/V
		Note 5: The "Absolute Maximum Ratings" are those	e values beyond which

Note 5: the 'Absolute Maximum Ratings' are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Rat-ings. The Recommended Operating Conditions tables will define the condi-tions for exercise. tions for actual device operation.

Note 6:  $\mathsf{I}_{\mathsf{O}}$  Absolute Maximum Rating must be observed.

Note 7: Floating or unused pin (inputs or I/O's) must be held HIGH or LOW.

## DC Electrical Characteristics (2.7V $< V_{CC} \leq 3.6V)$

Symbol	Parameter	Conditions	V <sub>cc</sub> (V)	Min	Max	Units
V <sub>IH</sub>	HIGH Level Input Voltage		2.7–3.6	2.0		V
V <sub>IL</sub>	LOW Level Input Voltage		2.7–3.6		0.8	V
V <sub>OH</sub>	HIGH Level Output Voltage	$I_{OH} = -100 \ \mu A$	2.7–3.6	V <sub>CC</sub> - 0.2		
		$I_{OH} = -12 \text{ mA}$	2.7	2.2		V
		$I_{OH} = -18 \text{ mA}$	3.0	2.4		
		$I_{OH} = -24 \text{ mA}$	3.0	2.2		
V <sub>OL</sub>	LOW Level Output Voltage	I <sub>OL</sub> = 100 μA	2.7–3.6		0.2	
		I <sub>OL</sub> = 12 mA	2.7		0.4	v
		$I_{OL} = 18 \text{ mA}$	3.0		0.4	v
		$I_{OL} = 24 \text{ mA}$	3.0		0.55	
I	Input Leakage Current	$0V \le V_I \le 3.6V$	2.7–3.6		±5.0	μA
oz	3-STATE Output Leakage	$0V \le V_O \le 3.6V$	2.7–3.6		±10	
		$V_I = V_{IH} \text{ or } V_{IL}$				μA
OFF	Power Off Leakage Current	$0V \le (V_I, V_O) \le 3.6V$	0		10	μA
сс	Quiescent Supply Current	$V_I = V_{CC}$ or GND	2.7–3.6		20	
		$V_{CC} \le (V_I, V_O) \le 3.6V$ (Note 8)	2.7–3.6		±20	μA
Δl <sub>CC</sub>	Increase in I <sub>CC</sub> per Input	$V_{IH} = V_{CC} - 0.6V$	2.7-3.6		750	μA

Symbol	Parameter	Conditions	v <sub>cc</sub>	Min	Max	Units
			(V)			
V <sub>IH</sub>	HIGH Level Input Voltage		2.3–2.7	1.6		V
V <sub>IL</sub>	LOW Level Input Voltage		2.3–2.7		0.7	V
V <sub>ОН</sub>	HIGH Level Output Voltage	I <sub>OH</sub> = -100 μA	2.3-2.7	V <sub>CC</sub> - 0.2		
		$I_{OH} = -6 \text{ mA}$	2.3	2.0		V
		$I_{OH} = -12 \text{ mA}$	2.3	1.8		v
		I <sub>OH</sub> = -18 mA	2.3	1.7		
V <sub>OL</sub>	LOW Level Output Voltage	I <sub>OL</sub> = 100 μA	2.3–2.7		0.2	
		I <sub>OL</sub> = 12 mA	2.3		0.4	V
		I <sub>OL</sub> = 18 mA	2.3		0.6	
I	Input Leakage Current	$0 \le V_1 \le 3.6V$	2.3–2.7		±5.0	μA
OZ	3-STATE Output Leakage	$0 \le V_O \le 3.6V$	2.3-2.7		±10	μA
		$V_I = V_{IH} \text{ or } V_{IL}$	2.3-2.7		±10	μΑ
OFF	Power Off Leakage Current	$0 \leq (V_I, V_O) \leq 3.6V$	0		10	μA
сс	Quiescent Supply Current	$V_I = V_{CC}$ or GND	2.3–2.7		20	
		V <sub>CC</sub> ≤ (V <sub>I</sub> , V <sub>O</sub> ) ≤ 3.6V (Note 9)	2.3-2.7		±20	μA

Note 9: Outputs disabled or 3-STATE only.

# DC Electrical Characteristics (1.65V $\leq$ V\_{CC} < 2.3V)

Symbol	Parameter	Conditions	V <sub>CC</sub> (V)	Min	Max	Units
V <sub>IH</sub>	HIGH Level Input Voltage		1.65 - 2.3	$0.65 \times V_{\text{CC}}$		V
V <sub>IL</sub>	LOW Level Input Voltage		1.65 - 2.3		$0.35 \times V_{CC}$	V
V <sub>OH</sub>	HIGH Level Output Voltage	I <sub>OH</sub> = -100 μA	1.65 - 2.3	V <sub>CC</sub> - 0.2		V
		$I_{OH} = -6 \text{ mA}$	1.65	1.25		v
V <sub>OL</sub>	LOW Level Output Voltage	I <sub>OL</sub> = 100 μA	1.65 - 2.3		0.2	V
		$I_{OL} = 6 \text{ mA}$	1.65		0.3	v
l <sub>l</sub>	Input Leakage Current	$0 \le V_I \le 3.6V$	1.65 - 2.3		±5.0	μA
I <sub>OZ</sub>	3-STATE Output Leakage	$0 \le V_O \le 3.6V$	1.65 - 2.3		±10	μA
		$V_I = V_{IH}$ or $V_{IL}$	1.03 - 2.3		10	μΑ
I <sub>OFF</sub>	Power Off Leakage Current	$0 \leq (V_I, V_O) \leq 3.6V$	0		10	μA
I <sub>CC</sub>	Quiescent Supply Current	$V_I = V_{CC}$ or GND	1.65 - 2.3		20	μA
		$V_{CC} \le (V_I, V_O) \le 3.6V$ (Note 10)	1.65 - 2.3		±20	μΑ

Note 10: Outputs disabled or 3-STATE only.

# 74VCX16500

#### AC Electrical Characteristics (Note 11)

		$\textbf{T}_{\textbf{A}}=-\textbf{40}^{\circ}\textbf{C}$ to +85°C, $\textbf{C}_{\textbf{L}}=\textbf{30}$ pF, $\textbf{R}_{\textbf{L}}=\textbf{500}\Omega$						
Symbol	Parameter	V <sub>CC</sub> = 3.	$V_{CC}=3.3V\pm0.3V$		$V_{CC}=\textbf{2.5}\pm\textbf{0.2V}$		$V_{CC}=1.8\pm0.15V$	
		Min	Max	Min	Max	Min	Max	
f <sub>MAX</sub>	Maximum Clock Frequency	250		200		100		MHz
t <sub>PHL</sub>	Propagation Delay	0.6	2.9	0.8	3.5	1.5	7.0	ns
t <sub>PLH</sub>	Bus to Bus	0.0	2.5	0.0	5.5	1.5	7.0	115
t <sub>PHL</sub>	Propagation Delay	0.6	10	0.8	5.0	1.5		ns
t <sub>PLH</sub>	Clock to Bus	0.6	4.2	0.8	5.3	6.1	9.8	ns
t <sub>PHL</sub>	Propagation Delay	0.6	3.8	0.8	4.9	1.5	9.8	ns
t <sub>PLH</sub>	LE to Bus	0.0	3.0	0.0	4.9	1.5	9.0	115
t <sub>PZL</sub>	Output Enable Time	0.6	3.8	0.8	4.9	1.5	9.8	ns
t <sub>PZH</sub>		0.0	5.0	0.0	4.5	1.5	5.0	113
t <sub>PLZ</sub>	Output Disable Time	0.6	3.7	0.8	4.2	1.5	7.6	ns
t <sub>PHZ</sub>		0.0	5.7	0.0	4.2	1.5	7.0	115
t <sub>S</sub>	Setup Time	1.5		1.5		2.5		ns
t <sub>H</sub>	Hold Time	1.0		1.0		1.0		ns
t <sub>W</sub>	Pulse Width	1.5		1.5		4.0		ns
t <sub>OSHL</sub>	Output to Output		0.5		0.5		0.75	ns
t <sub>OSLH</sub>	Skew (Note 12)		0.5		0.5		0.75	ns

Note 11: For  $C_L$  = 50pF, add approximately 300ps to the AC maximum specification.

Note 12: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t<sub>OSHL</sub>) or LOW-to-HIGH (t<sub>OSLH</sub>).

#### **Dynamic Switching Characteristics**

Symbol	Parameter	Conditions	V <sub>CC</sub> (V)	T <sub>A</sub> = +25°C Typical	Units
V <sub>OLP</sub>	Quiet Output Dynamic Peak V <sub>OL</sub>	$C_L = 30 \text{ pF}, \text{ V}_{IH} = \text{V}_{CC}, \text{ V}_{IL} = 0\text{V}$	1.8 2.5 3.3	0.25 0.6 0.8	V
V <sub>OLV</sub>	Quiet Output Dynamic Valley V <sub>OL</sub>	$C_L = 30 \text{ pF}, \text{ V}_{IH} = \text{V}_{CC}, \text{ V}_{IL} = 0\text{V}$	1.8 2.5 3.3	-0.25 -0.6 -0.8	V
V <sub>OHV</sub>	Quiet Output Dynamic Valley V <sub>OH</sub>	$C_L = 30 \text{ pF}, \text{ V}_{IH} = \text{V}_{CC}, \text{ V}_{IL} = 0\text{V}$	1.8 2.5 3.3	1.5 1.9 2.2	V

### Capacitance

Symbol	Parameter	Conditions	$T_A = +25^{\circ}C$	Units
C <sub>IN</sub>	Input Capacitance	$V_{I} = 0V \text{ or } V_{CC}$ $V_{CC} = 1.8V, 2.5V, \text{ or } 3.3V,$	6	pF
C <sub>I/O</sub>	Output Capacitance	$V_{I} = 0V$ , or $V_{CC}$ , $V_{CC} = 1.8V$ , 2.5V or 3.3V	7	pF
C <sub>PD</sub>	Power Dissipation Capacitance	$V_{I} = 0V \text{ or } V_{CC}, f = 10 \text{ MHz}$ $V_{CC} = 1.8V, 2.5V \text{ or } 3.3V$	20	pF

