

February 1992 Revised June 2001

74LVQ174

Low Voltage Hex D-Type Flip-Flop with Master Reset

General Description

The LVQ174 is a high-speed hex D-type flip-flop. The device is used primarily as a 6-bit edge-triggered storage register. The information on the D inputs is transferred to storage during the LOW-to-HIGH clock transition. The device has a Master Reset to simultaneously clear all flip-flops.

Features


- Ideal for low power/low noise 3.3V applications
- Guaranteed simultaneous switching noise level and dynamic threshold performance
- Guaranteed pin-to-pin skew AC performance
- Guaranteed incident wave switching into 75 Ω


Ordering Code:

	Order Number	Package Number	Package Description				
74LVQ174SC M16A		M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow				
74LVQ174SJ M16D		M16D	16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide				


Devices also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code

Logic Symbols





Connection Diagram



Pin Descriptions

Pin Names	Description			
D ₀ -D ₅	Data Inputs			
CP	Clock Pulse Input			
MR	Master Reset Input			
$Q_0 - Q_5$	Outputs			

Functional Description


The LVQ174 consists of six edge-triggered D-type flip-flops with individual D inputs and Q outputs. The Clock (CP) and Master Reset $(\overline{\mbox{MR}})$ are common to all flip-flops. Each D input's state is transferred to the corresponding flip-flop's output following the LOW-to-HIGH Clock (CP) transition. A LOW input to the Master Reset $(\overline{\mbox{MR}})$ will force all outputs LOW independent of Clock or Data inputs. The LVQ174 is useful for applications where the true output only is required and the Clock and Master Reset are common to all storage elements.

Truth Table

	Output		
MR	СР	D	Q
L	Х	Х	L
Н	~	Н	Н
Н	~	L	L
Н	L	Х	Q

- H = HIGH Voltage Level
- L = LOW Voltage Level
- X = Immaterial
- ∠ = LOW-to-HIGH Transition

Logic Diagram



 $\hat{\textbf{Q}}_{5} \qquad \hat{\textbf{Q}}_{4} \qquad \hat{\textbf{Q}}_{5} \qquad \hat{\textbf{Q}}_{2} \qquad \hat{\textbf{Q}}_{1}$ Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings(Note 1)

Supply Voltage (V $_{CC}$) -0.5V to +7.0V

DC Input Diode Current (I_{IK})

 $\begin{array}{c} \text{V}_{\text{I}} = -0.5 \text{V} & -20 \text{ mA} \\ \text{V}_{\text{I}} = \text{V}_{\text{CC}} + 0.5 \text{V} & +20 \text{ mA} \\ \text{DC Input Voltage (V}_{\text{I}}) & -0.5 \text{V to V}_{\text{CC}} + 0.5 \text{V} \end{array}$

DC Output Diode Current (I_{OK})

 $V_{O} = -0.5V$ -20 mA $V_{O} = V_{CC} + 0.5V$ +20 mA

 $\label{eq:VO} V_O = V_{CC} + 0.5 \text{V} \\$ DC Output Voltage (VO) $-0.5 \text{V to V}_{CC} + 0.5 \text{V}$

DC Output Source

or Sink Current (I_O) $\pm 50 \text{ mA}$

DC V_{CC} or Ground Current

 $(I_{CC} \text{ or } I_{GND})$ $\pm 200 \text{ mA}$

Storage Temperature (T_{STG}) $-65^{\circ}C$ to $+150^{\circ}C$

DC Latch-Up Source or

Sink Current ±100 mA

Recommended Operating Conditions (Note 2)

Supply Voltage (V_{CC}) 2.0V to 3.6V

Minimum Input Edge Rate (ΔV/Δt)

 V_{IN} from 0.8V to 2.0V

 $V_{CC} @ 3.0V$ 125 mV/ns

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions

for actual device operation.

Note 2: Unused inputs must be held HIGH or LOW. They may not float.

DC Electrical Characteristics

Symbol	Parameter	V _{CC}	T _A = -	+25°C	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	Units	Conditions	
Syllibol		(V)	Тур	Gua	Guaranteed Limits		Conditions	
V _{IH}	Minimum High Level Input Voltage	3.0	1.5	2.0	2.0	٧	$V_{OUT} = 0.1V$ or $V_{CC} - 0.1V$	
V _{IL}	Maximum Low Level Input Voltage	3.0	1.5	0.8	0.8	V	$V_{OUT} = 0.1V$ or $V_{CC} - 0.1V$	
V _{OH}	Minimum High Level	3.0	2.99	2.9	2.9	V	I _{OUT} = -50 μA	
	Output Voltage	3.0		2.58	2.48	V	$V_{IN} = V_{IL}$ or V_{IH} (Note 3) $I_{OH} = -12$ mA	
V _{OL}	Maximum Low Level	3.0	0.002	0.1	0.1	V	I _{OUT} = 50 μA	
	Output Voltage	3.0		0.36	0.44	V	$V_{IN} = V_{IL} \text{ or } V_{IH} \text{ (Note 3)}$ $I_{OL} = 12 \text{ mA}$	
I _{IN}	Maximum Input Leakage Current	3.6		±0.1	±1.0	μΑ	$V_I = V_{CC},$ GND	
I _{OLD}	Minimum Dynamic (Note 4)	3.6			36	mA	V _{OLD} = 0.8V Max (Note 5)	
I _{OHD}	Output Current	3.6			-25	mA	V _{OHD} = 2.0V Min (Note 5)	
I _{CC}	Maximum Quiescent Supply Current	3.6		4.0	40.0	μΑ	$V_{IN} = V_{CC}$ or GND	
V _{OLP}	Quiet Output Maximum Dynamic V _{OL}	3.3	0.7	0.8		V	(Note 6)(Note 7)	
V _{OLV}	Quiet Output Minimum Dynamic V _{OL}	3.3	-0.6	-0.8		V	(Note 6)(Note 7)	
V _{IHD}	Maximum High Level Dynamic Input Voltage	3.3	1.8	2.0		٧	(Note 6)(Note 8)	
V _{ILD}	Maximum Low Level Dynamic Input Voltage	3.3	1.6	0.8		V	(Note 6)(Note 8)	

Note 3: All outputs loaded; thresholds on input associated with output under test.

Note 4: Maximum test duration 2.0 ms, one output loaded at a time.

Note 5: Incident wave switching on transmission lines with impedances as low as 75Ω for commercial temperature range is guaranteed.

Note 6: Worst case package.

Note 7: Max number of outputs defined as (n). Data inputs are driven 0V to 3.3V; one output at GND.

Note 8: Max number of Data Inputs (n) switching. (n - 1) inputs switching 0V to 3.3V. Input-under-test switching: 3.3V to threshold (V_{ILD}), 0V to threshold (V_{IHD}), f = 1 MHz.

AC Electrical Characteristics

			$T_A = +25^{\circ}C$			T _A = -40°C to +85°C		
Symbol	Parameter	v _{cc}	C _L = 50 pF			$C_L = 50 \text{ pF}$		Units
		(V)	Min	Тур	Max	Min	Max	
f _{MAX}	Maximum Clock	2.7	60	90		50	•	MHz
	Frequency	3.3 ± 0.3	90	100		70		
t _{PLH}	Propagation Delay	2.7	2.0	10.8	16.2	1.5	18.0	ns
	CP to Q _n	3.3 ± 0.3	2.0	9.0	11.5	1.5	12.5	
t _{PHL}	Propagation Delay	2.7	2.0	10.2	15.5	1.5	17.0	ns
	CP to Q _n	3.3 ± 0.3	2.0	8.5	11.0	1.5	12.0	
t _{PHL}	Propagation Delay	2.7	2.5	10.8	16.2	2.0	18.0	ns
	MR to Q _n	3.3 ± 0.3	2.5	9.0	11.5	2.0	12.5	
t _{OSHL} ,	Output to	2.7		1.0	1.5		1.5	ns
toslh	Output Skew (Note 9)	3.3 ± 0.3		1.0	1.5		1.5	115

Note 9: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t_{OSHL}) or LOW-to-HIGH (t_{OSLH}). Parameter guaranteed by design.

AC Operating Requirements


	Parameter		$T_A = +25$ °C $C_L = 50 \text{ pF}$		$T_A = -40^{\circ}C$ to $+85^{\circ}C$	Units	
Symbol		V _{cc}			C _L = 50 pF		
		(V)	Тур	Guaranteed Minimum			
t _S	Setup Time, HIGH or LOW	2.7	3.0	8.0	10.0	ne	
	D _n to CP	3.3 ± 0.3	2.5	6.5	7.0	ns	
t _H	Hold Time, HIGH or LOW	2.7	1.2	4.0	4.5		
	D _n to CP	3.3 ± 0.3	1.0	3.0	3.0	ns	
t _W	MR Pulse Width, LOW	2.7	1.2	7.0	10.0		
		3.3 ± 0.3	1.0	5.5	7.0	ns	
t _W	CP Pulse Width	2.7	1.2	7.0	10.0	ns	
		3.3 ± 0.3	1.0	5.5	7.0	115	
t _{REC}	Recovery Time	2.7	0	3.5	3.5		
	MR to CP	3.3 ± 0.3	0	2.5	2.5	ns	


Capacitance


Symbol	Parameter	Тур	Units	Conditions
C _{IN}	Input Capacitance	4.5	pF	V _{CC} = Open
C _{PD} (Note 10)	Power Dissipation Capacitance	23	pF	$V_{CC} = 3.3V$

Note 10: C_{PD} is measured at 10 MHz.


$\label{physical Dimensions} \textbf{Physical Dimensions} \ \ \textbf{inches} \ \ \textbf{(millimeters)} \ \ \textbf{unless otherwise noted}$







16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow Package Number M16A



16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide Package Number M16D

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com