

## FSTUD162450

### Configurable 4-Bit to 20-Bit Bus Switch with –2V Undershoot Protection and Selectable Level Shifting and 25Ω Series Resistors in Outputs

#### General Description

The Fairchild Universal Bus Switch FSTUD162450 provides 4-bit, 5-bit, 8-bit, 10-bit, 16-bit, 20-bit of high-speed CMOS TTL-compatible bus switching. The low On Resistance of the switch allows inputs to be connected to outputs without adding propagation delay or generating additional ground bounce noise.

The FSTUD162450 is designed to allow "customer" configuration control of the enable connections. The device can be organized as either a five 4-bit, four 5-bit, two 10-bit or one 20-bit bus switch. Also available are 8-bit and 16-bit enabled configurations (see Functional Description). The device's bit configuration is controlled through select pin logic. (see Truth Table). When  $\overline{OE}_x$  is LOW, Port  $A_x$  is connected to Port  $B_x$ . When  $\overline{OE}_x$  is HIGH, the switch is OPEN.

The A and B Ports are protected against undershoot to support an extended range to 2.0V below ground. Fairchild's integrated Undershoot Hardened Circuit (UHC™) senses undershoot at the I/O and responds by preventing voltage differentials from developing and turning the switch on.

Another innovative device feature is the addition of a level shifting select pin, "S<sub>2</sub>". When S<sub>2</sub> is LOW, the device behaves as a standard N-MOS switch. When S<sub>2</sub> is HIGH, a diode to V<sub>CC</sub> is integrated into the circuit allowing for level shifting between 5V inputs and 3.3V outputs.

#### Features

- Undershoot protected to –2V (A and B Ports)
- Voltage level shifting
- 25Ω switch connection between two ports
- Minimal propagation delay through the switch
- Low I<sub>CC</sub>
- Zero bounce in flow-through mode
- Control inputs compatible with TTL level
- See Applications Notes AN-5008 and AN-5021 for UHC details
- Also packaged in plastic Fine-Pitch Ball Grid Array (FBGA) (Preliminary)

#### Applications Note

Select pins S<sub>0</sub>, S<sub>1</sub>, S<sub>2</sub> are intended to be used as static user configurable control pins. The AC performance of these pins has not been characterized or tested. Switching of these select pins during system operation may temporarily disrupt output logic states and/or enable pin controls.

#### Ordering Code:

Order Number	Package Number	Package Description
FSTUD162450GX (Note 1)	BGA54A Preliminary	54-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide [Tape and Reel]
FSTUD162450MTD	MTD56	56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.


**Note 1:** BGA package available in Tape and Reel only.

UHC™ is a trademark of Fairchild Semiconductor Corporation.


FSTUD162450 Configurable 4-Bit to 20-Bit Bus Switch with –2V Undershoot Protection and Selectable Level Shifting and 25Ω Series Resistors in Outputs

## Connection Diagrams

Pin Assignment for TSSOP



Pin Assignment for FBGA



(Top Thru View)


## Pin Descriptions

Pin Name	Description
$\overline{OE}_1, \overline{OE}_2$	Bus Switch Enables
1A, 2A	Bus A
1B, 2B	Bus B
S <sub>0</sub> , S <sub>1</sub>	Bit Configuration Enables
S <sub>2</sub>	Level Shifting Diode Enable
NC	No Connect



## FBGA Pin Assignments

	1	2	3	4	5	6
A	1A <sub>3</sub>	1A <sub>2</sub>	$\overline{OE}_1$	$\overline{OE}_2$	1B <sub>2</sub>	1B <sub>3</sub>
B	1A <sub>5</sub>	1A <sub>4</sub>	1A <sub>1</sub>	1B <sub>1</sub>	1B <sub>4</sub>	1B <sub>5</sub>
C	1A <sub>7</sub>	1A <sub>6</sub>	GND	$\overline{OE}_5$	1B <sub>6</sub>	1B <sub>7</sub>
D	1A <sub>9</sub>	1A <sub>8</sub>	GND	V <sub>CC</sub>	1B <sub>8</sub>	1B <sub>9</sub>
E	2A <sub>1</sub>	1A <sub>10</sub>	S <sub>0</sub>	V <sub>CC</sub>	1B <sub>10</sub>	2B <sub>1</sub>
F	2A <sub>3</sub>	2A <sub>2</sub>	S <sub>1</sub>	S <sub>2</sub>	2B <sub>2</sub>	2B <sub>3</sub>
G	2A <sub>5</sub>	2A <sub>4</sub>	V <sub>CC</sub>	GND	2B <sub>4</sub>	2B <sub>5</sub>
H	2A <sub>7</sub>	2A <sub>6</sub>	2A <sub>10</sub>	2B <sub>10</sub>	2B <sub>6</sub>	2B <sub>7</sub>
J	2A <sub>9</sub>	2A <sub>8</sub>	$\overline{OE}_4$	$\overline{OE}_3$	2B <sub>8</sub>	2B <sub>9</sub>



## Logic Diagrams






20-Bit Configuration



10-Bit Configuration



5-Bit Configuration



4-Bit Configuration

## Functional Description

The device can also be configured as an 8 and 16-bit device by grounding the unused pins in the 10-bit and 20-bit configurations respectively. The 8-bit configuration may also be achieved by connecting two of the 4-bit enables from the 4-bit configuration together and connecting the remaining enable pin (OE) HIGH.

## Truth Tables

(see Functional Description)

Select Pin	
S2	Mode
L	Std. NMOS Switch
H	Level Shifting Diode Enabled

### 20-Bit Configuration ( $S_0 = S_1 = L$ )

Inputs					Inputs/Outputs
$\overline{OE}_1$	$\overline{OE}_2$	$\overline{OE}_3$	$\overline{OE}_4$	$\overline{OE}_5$	
L	X	X	X	X	$1A_{1-10} = 1B_{1-10}, 2A_{1-10} = 2B_{1-10}$
H	X	X	X	X	Z

### 10-Bit Configuration ( $S_0 = L, S_1 = H$ )

Inputs					Inputs/Outputs	
$\overline{OE}_1$	$\overline{OE}_2$	$\overline{OE}_3$	$\overline{OE}_4$	$\overline{OE}_5$	$1A_{1-10} = 1B_{1-10}$	$2A_{1-10} = 2B_{1-10}$
L	X	X	L	X	$1A_X = 1B_X$	$2A_X = 2B_X$
L	X	X	H	X	$1A_X = 1B_X$	Z
H	X	X	L	X	Z	$2A_X = 2B_X$
H	X	X	H	X	Z	Z

### 5-Bit Configuration ( $S_0 = H, S_1 = L$ )

Inputs					Inputs/Outputs			
$\overline{OE}_1$	$\overline{OE}_2$	$\overline{OE}_3$	$\overline{OE}_4$	$\overline{OE}_5$	$1A_{1-5}, 1B_{1-5}$	$1A_{6-10}, 1B_{6-10}$	$2A_{1-5}, 2B_{1-5}$	$2A_{6-10}, 2B_{6-10}$
L	L	L	L	X	$1A_X = 1B_X$	$1A_Y = 1B_Y$	$2A_X = 2B_X$	$2A_Y = 2B_Y$
L	L	L	H	X	$1A_X = 1B_X$	$1A_Y = 1B_Y$	$2A_X = 2B_X$	Z
L	L	H	L	X	$1A_X = 1B_X$	$1A_Y = 1B_Y$	Z	$2A_Y = 2B_Y$
L	L	H	H	X	$1A_X = 1B_X$	$1A_Y = 1B_Y$	Z	Z
L	H	L	L	X	$1A_X = 1B_X$	Z	$2A_X = 2B_X$	$2A_Y = 2B_Y$
L	H	L	H	X	$1A_X = 1B_X$	Z	$2A_X = 2B_X$	Z
L	H	H	L	X	$1A_X = 1B_X$	Z	Z	$2A_Y = 2B_Y$
L	H	H	H	X	$1A_X = 1B_X$	Z	Z	Z
H	L	L	L	X	Z	$1A_Y = 1B_Y$	$2A_X = 2B_X$	$2A_Y = 2B_Y$
H	L	L	H	X	Z	$1A_Y = 1B_Y$	$2A_X = 2B_X$	Z
H	L	H	L	X	Z	$1A_Y = 1B_Y$	Z	$2A_Y = 2B_Y$
H	L	H	H	X	Z	$1A_Y = 1B_Y$	Z	Z
H	H	L	L	X	Z	Z	$2A_X = 2B_X$	$2A_Y = 2B_Y$
H	H	L	H	X	Z	Z	$2A_X = 2B_X$	Z
H	H	H	L	X	Z	Z	Z	$2A_Y = 2B_Y$
H	H	H	H	X	Z	Z	Z	Z

**Truth Tables** (Continued)4-Bit Configuration ( $S_0 = S_1 = H$ )

Inputs					Inputs/Outputs				
OE <sub>1</sub>	OE <sub>2</sub>	OE <sub>3</sub>	OE <sub>4</sub>	OE <sub>5</sub>	1A <sub>1-4</sub> , 1B <sub>1-4</sub>	1A <sub>5-8</sub> , 1B <sub>5-8</sub>	2A <sub>3-6</sub> , 2B <sub>3-6</sub>	2A <sub>7-10</sub> , 2B <sub>7-10</sub>	1A <sub>9-10</sub> , 1B <sub>9-10</sub> 2A <sub>1-2</sub> , 2B <sub>1-2</sub>
L	L	L	L	L	1A <sub>x</sub> = 1B <sub>x</sub>	1A <sub>y</sub> = 1B <sub>y</sub>	2A <sub>x</sub> = 2B <sub>x</sub>	2A <sub>y</sub> = 2B <sub>y</sub>	1A <sub>z</sub> = 1B <sub>z</sub> 2A <sub>z</sub> = 2B <sub>z</sub>
L	L	L	L	H	1A <sub>x</sub> = 1B <sub>x</sub>	1A <sub>y</sub> = 1B <sub>y</sub>	2A <sub>x</sub> = 2B <sub>x</sub>	2A <sub>y</sub> = 2B <sub>y</sub>	Z
L	L	L	H	L	1A <sub>x</sub> = 1B <sub>x</sub>	1A <sub>y</sub> = 1B <sub>y</sub>	2A <sub>x</sub> = 2B <sub>x</sub>	Z	1A <sub>z</sub> = 1B <sub>z</sub> 2A <sub>z</sub> = 2B <sub>z</sub>
L	L	L	H	H	1A <sub>x</sub> = 1B <sub>x</sub>	1A <sub>y</sub> = 1B <sub>y</sub>	2A <sub>x</sub> = 2B <sub>x</sub>	Z	Z
L	L	H	L	L	1A <sub>x</sub> = 1B <sub>x</sub>	1A <sub>y</sub> = 1B <sub>y</sub>	Z	2A <sub>y</sub> = 2B <sub>y</sub>	1A <sub>z</sub> = 1B <sub>z</sub> 2A <sub>z</sub> = 2B <sub>z</sub>
L	L	H	L	H	1A <sub>x</sub> = 1B <sub>x</sub>	1A <sub>y</sub> = 1B <sub>y</sub>	Z	2A <sub>y</sub> = 2B <sub>y</sub>	Z
L	L	H	H	L	1A <sub>x</sub> = 1B <sub>x</sub>	1A <sub>y</sub> = 1B <sub>y</sub>	Z	Z	1A <sub>z</sub> = 1B <sub>z</sub> 2A <sub>z</sub> = 2B <sub>z</sub>
L	L	H	H	H	1A <sub>x</sub> = 1B <sub>x</sub>	1A <sub>y</sub> = 1B <sub>y</sub>	Z	Z	Z
L	H	L	L	L	1A <sub>x</sub> = 1B <sub>x</sub>	Z	2A <sub>x</sub> = 2B <sub>x</sub>	2A <sub>y</sub> = 2B <sub>y</sub>	1A <sub>z</sub> = 1B <sub>z</sub> 2A <sub>z</sub> = 2B <sub>z</sub>
L	H	L	L	H	1A <sub>x</sub> = 1B <sub>x</sub>	Z	2A <sub>x</sub> = 2B <sub>x</sub>	2A <sub>y</sub> = 2B <sub>y</sub>	Z
L	H	L	H	L	1A <sub>x</sub> = 1B <sub>x</sub>	Z	2A <sub>x</sub> = 2B <sub>x</sub>	Z	1A <sub>z</sub> = 1B <sub>z</sub> 2A <sub>z</sub> = 2B <sub>z</sub>
L	H	L	H	H	1A <sub>x</sub> = 1B <sub>x</sub>	Z	2A <sub>x</sub> = 2B <sub>x</sub>	Z	Z
L	H	H	L	L	1A <sub>x</sub> = 1B <sub>x</sub>	Z	Z	2A <sub>y</sub> = 2B <sub>y</sub>	1A <sub>z</sub> = 1B <sub>z</sub> 2A <sub>z</sub> = 2B <sub>z</sub>
L	H	H	L	H	1A <sub>x</sub> = 1B <sub>x</sub>	Z	Z	2A <sub>y</sub> = 2B <sub>y</sub>	Z
L	H	H	H	L	1A <sub>x</sub> = 1B <sub>x</sub>	Z	Z	Z	1A <sub>z</sub> = 1B <sub>z</sub> 2A <sub>z</sub> = 2B <sub>z</sub>
L	H	H	H	H	1A <sub>x</sub> = 1B <sub>x</sub>	Z	Z	Z	Z
H	L	L	L	L	Z	1A <sub>y</sub> = 1B <sub>y</sub>	2A <sub>x</sub> = 2B <sub>x</sub>	2A <sub>y</sub> = 2B <sub>y</sub>	1A <sub>z</sub> = 1B <sub>z</sub> 2A <sub>z</sub> = 2B <sub>z</sub>
H	L	L	L	H	Z	1A <sub>y</sub> = 1B <sub>y</sub>	2A <sub>x</sub> = 2B <sub>x</sub>	2A <sub>y</sub> = 2B <sub>y</sub>	Z
H	L	L	H	L	Z	1A <sub>y</sub> = 1B <sub>y</sub>	2A <sub>x</sub> = 2B <sub>x</sub>	Z	1A <sub>z</sub> = 1B <sub>z</sub> 2A <sub>z</sub> = 2B <sub>z</sub>
H	L	L	H	H	Z	1A <sub>y</sub> = 1B <sub>y</sub>	2A <sub>x</sub> = 2B <sub>x</sub>	Z	Z
H	L	H	L	L	Z	1A <sub>y</sub> = 1B <sub>y</sub>	Z	2A <sub>y</sub> = 2B <sub>y</sub>	1A <sub>z</sub> = 1B <sub>z</sub> 2A <sub>z</sub> = 2B <sub>z</sub>
H	L	H	L	H	Z	1A <sub>y</sub> = 1B <sub>y</sub>	Z	2A <sub>y</sub> = 2B <sub>y</sub>	Z
H	L	H	H	L	Z	1A <sub>y</sub> = 1B <sub>y</sub>	Z	Z	1A <sub>z</sub> = 1B <sub>z</sub> 2A <sub>z</sub> = 2B <sub>z</sub>
H	L	H	H	H	Z	1A <sub>y</sub> = 1B <sub>y</sub>	Z	Z	Z
H	H	L	L	L	Z	Z	2A <sub>x</sub> = 2B <sub>x</sub>	2A <sub>y</sub> = 2B <sub>y</sub>	1A <sub>z</sub> = 1B <sub>z</sub> 2A <sub>z</sub> = 2B <sub>z</sub>
H	H	L	L	H	Z	Z	2A <sub>x</sub> = 2B <sub>x</sub>	2A <sub>y</sub> = 2B <sub>y</sub>	Z
H	H	L	H	L	Z	Z	2A <sub>x</sub> = 2B <sub>x</sub>	Z	1A <sub>z</sub> = 1B <sub>z</sub> 2A <sub>z</sub> = 2B <sub>z</sub>
H	H	L	H	H	Z	Z	2A <sub>x</sub> = 2B <sub>x</sub>	Z	Z
H	H	H	L	L	Z	Z	Z	2A <sub>y</sub> = 2B <sub>y</sub>	1A <sub>z</sub> = 1B <sub>z</sub> 2A <sub>z</sub> = 2B <sub>z</sub>
H	H	H	L	H	Z	Z	Z	2A <sub>y</sub> = 2B <sub>y</sub>	Z
H	H	H	H	L	Z	Z	Z	Z	1A <sub>z</sub> = 1B <sub>z</sub> 2A <sub>z</sub> = 2B <sub>z</sub>
H	H	H	H	H	Z	Z	Z	Z	Z

**Absolute Maximum Ratings** (Note 2)

Supply Voltage ( $V_{CC}$ )	−0.5V to +7.0V
DC Switch Voltage ( $V_S$ ) (Note 3)	−2.0V to +7.0V
DC Input Control Pin Voltage ( $V_{IN}$ ) (Note 4)	−0.5V to +7.0V
DC Input Diode Current ( $I_{IK}$ ) $V_{IN} < 0V$	−50 mA
DC Output ( $I_{OUT}$ ) Current	128 mA
DC $V_{CC}$ /GND Current ( $I_{CC}/I_{GND}$ )	+/- 100 mA
Storage Temperature Range ( $T_{STG}$ )	−65°C to +150 °C

**Recommended Operating Conditions** (Note 5)

Power Supply Operating ( $V_{CC}$ )	4.0V to 5.5V
Input Voltage ( $V_{IN}$ )	0V to 5.5V
Output Voltage ( $V_{OUT}$ )	0V to 5.5V
Free Air Operating Temperature ( $T_A$ )	−40 °C to +85 °C

**Note 2:** The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum rating. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

**Note 3:**  $V_S$  is the voltage observed/applied at either the A or B Ports across the switch.

**Note 4:** The input and output negative voltage ratings may be exceeded if the input and output diode current ratings are observed.

**Note 5:** Unused control inputs must be held HIGH or LOW. They may not float.

**DC Electrical Characteristics**

Symbol	Parameter	$V_{CC}$ (V)	$T_A = -40^\circ\text{C to } +85^\circ\text{C}$			Units	Conditions
			Min	Typ (Note 6)	Max		
$V_{IK}$	Clamp Diode Voltage	4.5			−1.2	V	$I_{IN} = -18\text{ mA}$
$V_{IH}$	HIGH Level Input Voltage	4.0-5.5	2.0			V	IF $S_2 = \text{HIGH}$ $4.5V \leq V_{CC} \leq 5.5V$
$V_{IL}$	LOW Level Input Voltage	4.0-5.5			0.8	V	IF $S_2 = \text{HIGH}$ $4.5V \leq V_{CC} \leq 5.5V$
$V_{OH}$	HIGH Level Output Voltage	4.5-5.5	see Figure 4			V	$S_2 = V_{CC}$
$I_I$	Input Leakage Current	5.5			±1.0	μA	$0 \leq V_{IN} \leq 5.5V$
		0			10	μA	$V_{IN} = 5.5V$
$I_{OZ}$	OFF-STATE Leakage Current	5.5			±1.0	μA	$0 \leq A, B \leq V_{CC}$
$R_{ON}$	Switch On Resistance (Note 7)	4.5	20	26	38	Ω	$V_{IN} = 0V, I_{IN} = 64\text{ mA}, S_2 = 0V \text{ or } V_{CC}$
		4.5	20	27	40	Ω	$V_{IN} = 0V, I_{IN} = 30\text{ mA}, S_2 = 0V \text{ or } V_{CC}$
		4.5	20	28	48	Ω	$V_{IN} = 2.4V, I_{IN} = 15\text{ mA}, S_2 = 0V$
		4.0	20	30	48	Ω	$V_{IN} = 2.4V, I_{IN} = 15\text{ mA}, S_2 = 0V$
		4.5	20	35	50	Ω	$V_{IN} = 2.4V, I_{IN} = 15\text{ mA}, S_2 = V_{CC}$
$I_{CC}$	Quiescent Supply Current	5.5			3	μA	$S_2 = \text{GND}, V_{IN} = V_{CC} \text{ or GND}, I_{OUT} = 0$
					10	μA	$S_2 = V_{CC}, \overline{OE}_X = V_{CC}, V_{IN} = V_{CC} \text{ or GND}, I_{OUT} = 0$
					1.5	mA	$S_2 = V_{CC}, \overline{OE}_X = \text{GND}, V_{IN} = V_{CC} \text{ or GND}, I_{OUT} = 0$
$\Delta I_{CC}$	Increase in $I_{CC}$ per Input	5.5			2.5	mA	One Input at 3.4V Other Inputs at $V_{CC}$ or GND, $S_2 = 0V$
					4.0	mA	One Input at 3.4V Other Inputs at $V_{CC}$ or GND, $S_2 = V_{CC}$
$V_{IKU}$	Voltage Undershoot	5.5			−2.0	V	$0.0\text{ mA} \geq I_{IN} \geq -50\text{ mA}$ $\overline{OE}_X = 5.5V$

**Note 6:** Typical values are at  $V_{CC} = 5.0V$  and  $T_A = +25^\circ\text{C}$

**Note 7:** Measured by the voltage drop between A and B pins at the indicated current through the switch. On Resistance is determined by the lower of the voltages on the two (A or B) pins.

## AC Electrical Characteristics

Symbol	Parameter	T <sub>A</sub> = -40 °C to +85 °C, C <sub>L</sub> = 50pF, R <sub>U</sub> = R <sub>D</sub> = 500Ω				Units	Conditions (S <sub>2</sub> = 0V)	Figure Number
		V <sub>CC</sub> = 4.5 - 5.5V		V <sub>CC</sub> = 4.0V				
		Min	Max	Min	Max			
t <sub>PHL</sub> , t <sub>PLH</sub>	Propagation Delay Bus-to-Bus (Note 8)		1.25		1.25	ns	V <sub>I</sub> = OPEN	Figures 2, 3
t <sub>PZH</sub> , t <sub>PZL</sub>	Output Enable Time	1.5	7.5		8.0	ns	V <sub>I</sub> = 7V for t <sub>PZL</sub> V <sub>I</sub> = OPEN for t <sub>PZH</sub>	Figures 2, 3
t <sub>PHZ</sub> , t <sub>PLZ</sub>	Output Disable Time	1.5	7.7		8.2	ns	V <sub>I</sub> = 7V for t <sub>PLZ</sub> V <sub>I</sub> = OPEN for t <sub>PHZ</sub>	Figures 2, 3
t <sub>PZH</sub> , t <sub>PZL</sub>	S <sub>el</sub> (S <sub>0, 1</sub> ) to Output Enable Time	1.5	8.0		8.5	ns	V <sub>I</sub> = 7V for t <sub>PZL</sub> V <sub>I</sub> = OPEN for t <sub>PZH</sub>	Figures 2, 3
t <sub>PHZ</sub> , t <sub>PLZ</sub>	S <sub>el</sub> (S <sub>0, 1</sub> ) to Output Disable Time	1.5	8.5		8.7	ns	V <sub>I</sub> = 7V for t <sub>PLZ</sub> V <sub>I</sub> = OPEN for t <sub>PHZ</sub>	Figures 2, 3

**Note 8:** This parameter is guaranteed by design but is not tested. The bus switch contributes no propagation delay other than the RC delay of the typical On Resistance of the switch and the 50pF load capacitance, when driven by an ideal voltage source (zero output impedance).

## AC Electrical Characteristics: Translating Diode

Symbol	Parameter	T <sub>A</sub> = −40 °C to +85 °C, C <sub>L</sub> = 50pF, R <sub>U</sub> = R <sub>D</sub> = 500Ω		Units	Conditions (S <sub>2</sub> = V <sub>CC</sub> )	Figure Number
		V <sub>CC</sub> = 4.5 – 5.5V				
		Min	Max			
t <sub>PHL</sub> , t <sub>PLH</sub>	Propagation Delay Bus-to-Bus (Note 9)		1.25	ns	V <sub>I</sub> = OPEN	Figures 2, 3
t <sub>PZH</sub> , t <sub>PZL</sub>	Output Enable Time	1.5	10.0	ns	V <sub>I</sub> = 7V for t <sub>PZL</sub> V <sub>I</sub> = OPEN for t <sub>PZH</sub>	Figures 2, 3
t <sub>PHZ</sub> , t <sub>PLZ</sub>	Output Disable Time	1.5	9.0	ns	V <sub>I</sub> = 7V for t <sub>PLZ</sub> V <sub>I</sub> = OPEN for t <sub>PHZ</sub>	Figures 2, 3
t <sub>PZH</sub> , t <sub>PZL</sub>	S <sub>el</sub> (S <sub>0, 1</sub> ) to Output Enable Time	1.5	11.0	ns	V <sub>I</sub> = 7V for t <sub>PZL</sub> V <sub>I</sub> = OPEN for t <sub>PZH</sub>	Figures 2, 3
t <sub>PHZ</sub> , t <sub>PLZ</sub>	S <sub>el</sub> (S <sub>0, 1</sub> ) to Output Disable Time	1.5	10.0	ns	V <sub>I</sub> = 7V for t <sub>PLZ</sub> V <sub>I</sub> = OPEN for t <sub>PHZ</sub>	Figures 2, 3

**Note 9:** This parameter is guaranteed by design but is not tested. This bus switch contributes no propagation delay other than the RC delay of the typical On Resistance of the switch and the 50pF load capacitance, when driven by an ideal voltage source (zero output impedance).

## Capacitance (Note 10)

Symbol	Parameter	Typ	Max	Units	Conditions
$C_{IN}$	Control Pin Input Capacitance	3.5		pF	$V_{CC} = 5.0\text{V}$ , $V_{IN} = 0\text{V}$
$C_{I/O}$	Input/Output Capacitance "OFF State"	6		pF	$V_{CC}$ , $\overline{OE} = 5.0\text{V}$ , $V_{IN} = 0\text{V}$

**Note 10:**  $T_A = +25^\circ\text{C}$ ,  $f = 1\text{ MHz}$ , Capacitance is characterized but not tested.

# Undershoot Characteristic (Note 11)

Symbol	Parameter	Min	Typ	Max	Units	Conditions
$V_{OUTU}$	Output Voltage During Undershoot	2.5	$V_{OH} - 0.3$		V	Figure 1

**Note 11:** This test is intended to characterize the device's protective capabilities by maintaining output signal integrity during an input transient voltage undershoot event.





FIGURE 1.


## Device Test Conditions

Parameter	Value	Units
$V_{IN}$	see Waveform	V
$R_1 = R_2$	100K	$\Omega$
$V_{TR1}$	11.0	V
$V_{CC}$	5.5	V

## Transient Input Voltage ( $V_{IN}$ ) Waveform



## AC Loading and Waveforms



**Note:** Input driven by 50 $\Omega$  source terminated in 50 $\Omega$

**Note:**  $C_L$  includes load and stray capacitance

**Note:** Input Frequency = 1.0 MHz,  $t_W$  = 500 ns

FIGURE 2. AC Test Circuit




FIGURE 3. AC Waveforms








FIGURE 4.



**54-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide  
Package Number BGA54A  
Preliminary**

## Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



## Technology Description

The Fairchild Switch family derives from and embodies Fairchild's proven switch technology used for several years in its 74LVX3L384 (FST3384) bus switch product.

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

[www.fairchildsemi.com](http://www.fairchildsemi.com)