

March 2002 Revised March 2002

FIN1108 LVDS 8 Port High Speed Repeater

General Description

This 8 port repeater is designed for high speed interconnects utilizing Low Voltage Differential Signaling (LVDS) technology. The FIN1108 accepts and outputs LVDS levels with a typical differential output swing of 330 mV which provides low EMI at ultra low power dissipation even at high frequencies. The FIN1108 provides a $V_{\rm BB}$ reference for AC coupling on the inputs. In addition the FIN1108 can directly accept LVPECL, HSTL, and SSTL-2 for translation to LVDS.

Features

- Greater than 800 Mbps data rate
- 3.3V power supply operation
- 3.5 ps maximum random jitter and 135 ps maximum deterministic jitter
- Wide rail-to-rail common mode range
- LVDS receiver inputs accept LVPECL, HSTL, and SSTL-2 directly
- Ultra low power consumption
- 20 ps typical channel-to-channel skew
- Power off protection
- > 7.5 kV HBM ESD Protection
- Meets or exceeds the TIA/EIA-644-A LVDS standard
- Available in space saving 48-lead TSSOP package
- Open circuit fail safe protection
- \blacksquare V_{BB} reference output

Ordering Code:


Order Number	Package Number	Package Description			
FIN1108MTD	MTD48	48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide			

Devices also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.

Pin Descriptions

Pin Name	Description
R _{IN1+} , R _{IN2+} , R _{IN3+} , R _{IN4+} , R _{IN5+} , R _{IN6+} , R _{IN7+} , R _{IN8+}	Non-inverting LVDS Input
R _{IN1-} , R _{IN2-} , R _{IN3-} , R _{IN4-} , R _{IN5-} , R _{IN6-} , R _{IN7-} , R _{IN8-}	Inverting LVDS Input
D _{OUT1+} , D _{OUT2+} , D _{OUT3+} , D _{OUT4+} , D _{OUT5+} , D _{OUT6+} , D _{OUT7+} , D _{OUT8+}	Non-inverting Driver Output
D _{OUT1-} , D _{OUT2-} , D _{OUT3-} , D _{OUT4-} , D _{OUT5-} , D _{OUT6-} , D _{OUT7-} , D _{OUT8-}	Inverting Driver Output
EN	Driver Enable Pin for All Output
EN ₁₂	Inverting Driver Enable Pin or D _{OUT1} and D _{OUT2}
ĒN ₃₄	Inverting Driver Enable Pin or D _{OUT3} and D _{OUT4}
EN ₅₆	Inverting Driver Enable Pin or D _{OUT5} and D _{OUT6}
EN ₇₈	Inverting Driver Enable Pin or D _{OUT7} and D _{OUT8}
V _{CC}	Power Supply
GND	Ground
V_{BB}	Reference Voltage Output

Connection Diagram




Function Table

Inputs				Outputs		
EN	EN _{xx}	D_{IN+}	D _{IN-}	D_{OUT+}	D _{OUT}	
Н	L	Н	L	Н	L	
Н	L	L	Н	L	Н	
Н	L	Fail Saf	fe Case	Н	L	
Х	Н	Х	Х		Z	
L	Х	Х	Х	Z	Z	

H = HIGH Logic Level L = LOW Logic Level

Functional Diagram



X = Don't Care
Z = High Impedance

Absolute Maximum Ratings(Note 1)

 $\label{eq:max_Junction} \begin{aligned} &\text{Max Junction Temperature } (T_J) \\ &\text{Lead Temperature } (T_L) \end{aligned}$

(Soldering, 10 seconds) 260°C ESD (Human Body Model) 7500V ESD (Machine Model) 400V

Recommended Operating Conditions

Supply Voltage (V_{CC}) 3.0V to 3.6V

Magnitude of Differential

Voltage ($|V_{ID}|$) 100 mV to V_{CC}

Common Mode Voltage

Range (V_{IC}) $(0V + |V_{ID}|/2)$ to $(V_{CC} - |V_{ID}|/2)$

Operating Temperature (T_A) $-40^{\circ}C$ to $+85^{\circ}C$

Note 1: The "Absolute Maximum Ratings": are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature and output/input loading variables. Fairchild does not recommend operation of circuits outside databook specification.

DC Electrical Characteristics

Symbol	Parameter	Test Conditions		Min	(Note 2)	Max	Units
V_{TH}	Differential Input Threshold HIGH	See Figure 1; $V_{IC} = +0.05V$, + 1.2V, or $V_{CC} - 0.05V$				100	mV
V_{TL}	Differential Input Threshold LOW	See Figure 1; V _{IC} = +0.05V, + 1.2V, or V _{CC} - 0.05V		-100			mV
V _{IH}	Input HIGH Voltage (EN or EN)			2.0		V _{CC}	V
V _{IL}	Input LOW Voltage (EN or EN)			GND		0.8	V
V _{OD}	Output Differential Voltage			250	330	450	mV
$\Delta V_{\sf OD}$	V _{OD} Magnitude Change from Differential LOW-to-HIGH	$R_L = 100 \Omega$, Driver Enabled,				25	mV
Vos	Offset Voltage	See Figure 2		1.125	1.23	1.375	V
ΔV_{OS}	Offset Magnitude Change from Differential LOW-to-HIGH					25	mV
I _{OS}	Short Circuit Output Current	$D_{OUT+} = 0V$ and $D_{OUT-} = 0V$, Driver Enabled			-3.4	-6	mA
		V _{OD} = 0V, Driver Enabled			±3.4	±6	mA
I _{IN}	Input Current (EN, EN, D _{INX+} , D _{INX-})	$V_{IN} = 0V$ to V_{CC} , Other Input = V_{CC} or $0V$ (for Differential Inputs)				±20	μА
I _{OFF}	Power Off Input or Output Current	$V_{CC} = 0V$, V_{IN} or $V_{OUT} = 0V$ to 3.6V				±20	μА
I _{CCZ}	Disabled Power Supply Current	Drivers Disabled				20	mA
Icc	Power Supply Current	Drivers Enabled, Any Valid Input Condition				80	mA
I _{OZ}	Disabled Output Leakage Current	Driver Disabled, D _{OUT+} = 0V to 3.6V or D _{OUT-} = 0V to 3.6V				±20	μА
V _{IC}	Common Mode Voltage Range			V _{ID} /2		$V_{CC} - (V_{ID}/2)$	V
C _{IN}	Input Capacitance	Enab	ole Input		3		pF
		LVDS	S Input		3		
C _{OUT}	Output Capacitance	·			3		pF
V_{BB}	Output Reference Voltage	$V_{CC} = 3.3V$, $I_{BB} = 0$ to $-275 \mu\text{A}$		1.125	1.2	1.375	V

Note 2: All typical values are at $T_A = 25^{\circ}C$ and with $V_{CC} = 3.3V$.

AC Electrical Characteristics

Over supply voltage and operating temperature ranges, unless otherwise specified

Symbol	Parameter	Test Conditions	Min	Typ (Note 3)	Max	Units
t _{PLHD}	Differential Output Propagation Delay		0.75	1.1	1.75	ns
	LOW-to-HIGH	-	0.75	1.1	1.75	115
t _{PHLD}	Differential Output Propagation Delay		0.75	1.1	1.75	ns
	HIGH-to-LOW	$R_L = 100 \ \Omega, \ C_L = 5 \ pF,$	0.75	1.1	1.75	113
t _{TLHD}	Differential Output Rise Time (20% to 80%)	$V_{ID} = 200 \text{ mV to } 450 \text{ mV},$	0.29	0.4	0.58	ns
t _{THLD}	Differential Output Fall Time (80% to 20%)	$V_{IC} = V_{ID}/2$ to $V_{CC} - (V_{ID}/2)$,	0.29	0.4	0.58	ns
t _{SK(P)}	Pulse Skew t _{PLH} - t _{PHL}	Duty Cycle = 50%,		0.02	0.2	ns
t _{SK(LH)} ,	Channel-to-Channel Skew	See Figure 1 and Figure 1		0.02	0.15	ns
t _{SK(HL)}	(Note 4)			0.02	0.13	115
t _{SK(PP)}	Part-to-Part Skew (Note 5)				0.5	ns
f _{MAX}	Maximum Frequency (Note 6)(Note 7)		400	>630		MHz
t _{PZHD}	Differential Output Enable Time			3	5	ns
	from Z to HIGH			3	3	113
t _{PZLD}	Differential Output Enable Time	1		3.1	5	ns
	from Z to LOW	$R_L = 100 \ \Omega, \ C_L = 5 \ pF,$		5.1	3	113
t _{PHZD}	Differential Output Disable Time	See Figure 2 and Figure 3		2.2	5	ns
	from HIGH to Z			2.2	3	115
t _{PLZD}	Differential Output Disable Time			2.5	5	ns
	from LOW to Z			2.5	3	115
t _{DJ}	LVDS Data Jitter,	$V_{ID} = 300 \text{ mV}, PRBS = 2^{23} - 1,$		80	135	ps
	Deterministic	V _{IC} = 1.2V at 800 Mbps		50	133	ρS
t _{RJ}	LVDS Clock Jitter,	$V_{ID} = 300 \text{ mV},$		1.9	3.5	ne
	Random (RMS)	V _{IC} = 1.2V at 400 MHz		1.9	3.5	ps

Note 3: All typical values are at $T_A = 25^{\circ}C$ and with $V_{CC} = 3.3V$.

Note 4: $t_{SK(LH)}$, $t_{SK(HL)}$ is the skew between specified outputs of a single device when the outputs have identical loads and are switching in the same direction

Note 5: $t_{SK(PP)}$ is the magnitude of the difference in propagation delay times between any specified terminals of two devices switching in the same direction (either Low-to-HIGH or HIGH-to-LOW) when both devices operate with the same supply voltage, same temperature, and have identical test circuits.

Note 6: Passing criteria for maximum frequency is the output $V_{OD} > 250$ mV and the duty cycle is better than 45% / 55% with all channels switching.

Note 7: Output loading is transmission line environment only; C_L is < 1 pF of stray test fixture capacitance.




FIGURE 1. Differential Receiver Voltage Definitions





FIGURE 2. Differential Driver DC Test Circuit



Note A: All LVDS input pulses have frequency = 10 MHz, t_R or $t_F <$ = 0.5 ns

Note B: C_L includes all probe and jig capacitances

FIGURE 3. Differential Driver Propagation Delay and Transition Time Test Circuit





FIGURE 4. AC Waveform



Note A: All LVTTL input pulses have frequency = 10MHz, t_R or t_F <= 2 ns Note B: $C_{\rm L}$ includes all probe and jig capacitances

FIGURE 5. Differential Driver Enable and Disable Circuit





FIGURE 6. Enable and Disable AC Waveforms



Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com