

March 2001 Revised September 2001

## **FIN1028**

## 3.3V LVDS 2-Bit High Speed Differential Receiver

#### **General Description**

This dual receiver is designed for high speed interconnects utilizing Low Voltage Differential Signaling (LVDS) technology. The receiver translates LVDS levels, with a typical differential input threshold of 100 mV, to LVTTL signal levels. LVDS provides low EMI at ultra low power dissipation even at high frequencies. This device is ideal for high speed transfer of clock and data.

The FIN1028 can be paired with its companion driver, the FIN1027, or any other LVDS driver.

#### **Features**

- Greater than 400Mbs data rate
- 3.3V power supply operation
- 0.4ns maximum differential pulse skew
- 2.5ns maximum propagation delay
- Low power dissipation
- Power-Off protection
- Fail safe protection for open-circuit, shorted and terminated conditions
- Meets or exceeds the TIA/EIA-644 LVDS standard
- Flow-through pinout simplifies PCB layout
- 8-Lead SOIC package saves space

#### **Ordering Code:**

Order Number	Package Number	Package Description	
FIN1028M	M08A	8-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow	

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

## **Pin Descriptions**

Pin Name	Description		
R <sub>OUT1</sub> , R <sub>OUT2</sub>	LVTTL Data Outputs		
R <sub>IN1+</sub> , R <sub>IN2+</sub>	Non-inverting LVDS Inputs		
R <sub>IN1-</sub> , R <sub>IN2-</sub>	Inverting LVDS Inputs		
V <sub>CC</sub>	Power Supply		
GND	Ground		


#### **Function Table**

Input	Outputs		
R <sub>IN+</sub>	R <sub>IN+</sub>	R <sub>OUT</sub>	
L	Н	L	
Н	L	Н	
Fail Safe	Condition	Н	

H = HIGH Logic Level L = LOW Logic Level

Fail Safe = Open, Shorted, Terminated

## **Connection Diagram**



#### **Absolute Maximum Ratings**(Note 1)

DC Output Current (I<sub>O</sub>) 16 mA

Lead Temperature (T<sub>L</sub>)

(Soldering, 10 seconds) 260°C ESD (Human Body Model) ≥ 6500V

ESD (Machine Model) ≥ 300V

# Recommended Operating Conditions

Supply Voltage ( $V_{CC}$ ) 3.0V to 3.6V Input Voltage ( $V_{IN}$ ) 0 to  $V_{CC}$ 

Magnitude of Differential Voltage

 $(|V_{ID}|)$  100 mV to  $V_{CC}$ 

Common-mode Input Voltage

(V<sub>IC</sub>) 0.05V to 2.35V

Operating Temperature ( $T_A$ )  $-40^{\circ}C$  to  $+85^{\circ}C$ 

Note 1: The "Absolute Maximum Ratings": are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature and output/input loading variables. Fairchild does not recommend operation of circuits outside databook specification.

#### **DC Electrical Characteristics**

Over supply voltage and operating temperature ranges, unless otherwise specified

Symbol	Parameter	Test Conditions	Min	Typ (Note 2)	Max	Units
V <sub>TH</sub>	Differential Input Threshold HIGH	See Figure 1 and Table 1			100	mV
$V_{TL}$	Differential Input Threshold LOW	See Figure 1 and Table 1	-100			mV
I <sub>IN</sub>	Input Current	$V_{IN} = 0V \text{ or } V_{CC}$			±20	μΑ
I <sub>I(OFF)</sub>	Power-OFF Input Current	$V_{CC} = 0V, V_{IN} = 0V \text{ or } 3.6V$			±20	μΑ
V <sub>OH</sub>	Output HIGH Voltage	$I_{OH} = -100 \mu A$	V <sub>CC</sub> -0.2			V
		$I_{OH} = -8 \text{ mA}$	2.4			V
V <sub>OL</sub>	Output LOW Voltage	I <sub>OH</sub> = 100 μA			0.2	V
		I <sub>OL</sub> = 8 mA			0.5	· v
V <sub>IK</sub>	Input Clamp Voltage	I <sub>IK</sub> = -18 mA	-1.5			V
Icc	Power Supply Current	$(R_{IN+} = 1V \text{ and } R_{IN-} = 1.4V) \text{ or }$			9	mA
		$(R_{IN+} = 1.4V \text{ and } R_{IN-} = 1V)$			9	IIIA
C <sub>IN</sub>	Input Capacitance			4		pF
C <sub>OUT</sub>	Output Capacitance			6		pF

Note 2: All typical values are at  $T_A = 25$ °C and with  $V_{CC} = 3.3$ V.

## **AC Electrical Characteristics**


Over supply voltage and operating temperature ranges, unless otherwise specified

Symbol	Parameter	Test Conditions	Min	Typ (Note 3)	Max	Units
t <sub>PLH</sub>	Differential Propagation Delay LOW-to-HIGH		0.9		2.5	ns
t <sub>PHL</sub>	Differential Propagation Delay HIGH-to-LOW		0.9		2.5	ns
t <sub>TLH</sub>	Output Rise Time (20% to 80%)	$ V_{ID}  = 400 \text{ mV}, C_L = 10 \text{ pF},$		0.5		ns
t <sub>THL</sub>	Output Fall Time (80% to 20%)	See Figure 1 and Figure 2		0.5		ns
t <sub>SK(P)</sub>	Pulse Skew  t <sub>PLH</sub> - t <sub>PHL</sub>				0.4	ns
t <sub>SK(LH)</sub> ,	Channel-to-Channel Skew				0.3	ns
t <sub>SK(HL)</sub>	(Note 4)				0.5	113
t <sub>SK(PP)</sub>	Part-to-Part Skew (Note 5)				1.0	ns

Note 3: All typical values are at  $T_A = 25$  °C and with  $V_{CC} = 3.3$ V.

Note 4:  $t_{SK(LH)}$ ,  $t_{SK(HL)}$  is the skew between specified outputs of a single device when the outputs have identical loads and are switching in the same direction.

Note 5:  $t_{SK(PP)}$  is the magnitude of the difference in propagation delay times between any specified terminals of two devices switching in the same direction (either LOW-to-HIGH or HIGH-to-LOW) when both devices operate with the same supply voltage, same temperature, and have identical test circuits.



Note A: All input pulses have frequency = 10 MHz,  $t_R \mbox{ or } t_F = 1 \mbox{ ns}$ 

Note B:  $\mathbf{C}_{\mathsf{L}}$  includes all probe and fixture capacitances

FIGURE 1. Differential Driver Propagation Delay and Transition Time Test Circuit

TABLE 1. Receiver Minimum and Maximum Input Threshold Test Voltages

Applied Voltages (V)		Resulting Differential Input Voltage (mV)	Resulting Common Mode Input Voltage (V)		
V <sub>IA</sub>	V <sub>IB</sub>	V <sub>ID</sub>	V <sub>IC</sub>		
1.25	1.15	100	1.2		
1.15	1.25	-100	1.2		
2.4	2.3	100	2.35		
2.3	2.4	-100	2.35		
0.1	0	100	0.05		
0	0.1	-100	0.05		
1.5	0.9	600	1.2		
0.9	1.5	-600	1.2		
2.4	1.8	600	2.1		
1.8	2.4	-600	2.1		
0.6	0	600	0.3		
0	0.6	-600	0.3		








FIGURE 2. AC Waveforms








#### Physical Dimensions inches (millimeters) unless otherwise noted





8-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow Package Number M08A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com