

August 1986 Revised July 2001

## **DM9602**

# **Dual Retriggerable, Resettable One Shots**

#### **General Description**

These dual resettable, retriggerable one shots have two inputs per function; one which is active HIGH, and one which is active LOW. This allows the designer to employ either leading-edge or trailing-edge triggering, which is independent of input transition times. When input conditions for triggering are met, a new cycle starts and the external capacitor is allowed to rapidly discharge and then charge again. The retriggerable feature permits output pulse widths to be extended. In fact a continuous true output can be maintained by having an input cycle time which is shorter than the output cycle time. The output pulse may then be terminated at any time by applying a LOW logic level to the RESET pin. Retriggering may be inhibited by either connecting the Q output to an active HIGH input, or the  $\overline{\mathbb{Q}}$  output to an active LOW input.


#### **Features**

- 70 ns to ∞ output width range
- Resettable and retriggerable—0% to 100% duty cycle
- TTL input gating—leading or trailing edge triggering
- Complementary TTL outputs
- Optional retrigger lock-out capability
- Pulse width compensated for V<sub>CC</sub> and temperature vari-

#### **Ordering Code:**

Order Number	Package Number	Package Description
DM9602N	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

### **Connection Diagram**




### **Function Table**

	Pin Numbers	Operation		
Α	В	CLR	Operation	
H→L	L	Н	Trigger	
Н	L→H	Н	Trigger	
X	Х	L	Reset	

H = HIGH Voltage Level L = LOW Voltage Level

X = Don't Care

# **Logic Diagrams**



## **Operating Rules**

- An external resistor (R<sub>X</sub>) and external capacitor (C<sub>X</sub>) are required as shown in the Logic Diagram.
- 2. The value of  $C_X$  may vary from 0 to any necessary value available. If, however, the capacitor has leakages approaching 3.0  $\mu$ A or if stray capacitance from either terminal to ground is more than 50 pF, the timing equations may not represent the pulse width obtained.
- 3. The output pulse with (t) is defined as follows:

$$t = K \, R_X C_X \left[ 1 \, + \frac{1}{R_X} \right] \quad \begin{array}{l} \text{for } C_X > 10^3 \, \text{pF} \\ K \approx 0.34 \end{array} \label{eq:total_total_total_total_total}$$

where:  $R_X$  is in  $k\Omega$ ,  $C_X$  is in pF

t is in ns

for  $C_X < 10^3 \, pF$ , see Figure 1.

for K vs. C<sub>X</sub> see Figure 6.

- 4. If electrolytic type capacitors are to be used, the following three configurations are recommended:
  - 1. Use with low leakage capacitors:

The normal RC configuration can be used predictably only if the forward capacitor leakage at 5.0V is less than 3  $\mu$ A, and the inverse capacitor leakage at 1.0V is less than 5  $\mu$ A over the operational temperature range.



 $R < 0.6 R_X (Max)$ 

Use with high inverse leakage current electrolytic capacitors:

The diode in this configuration prevents high inverse leakage currents through the capacitor by preventing an inverse voltage across the capacitor. The use of this configuration is not recommended with retriggerable operation.

$$t \approx 0.3 \text{ RC}_X$$



3. Use to obtain extended pulse widths:

This configuration can be used to obtain extended pulse widths, because of the larger timing resistor allowed by beta multiplication. Electrolytics with high inverse leakage currents can be used.


 $R < R_{X} \ (0.7) \ (h_{FE} \ Q1) \ or < 2.5 \ M\Omega,$  whichever is the lesser

 $R_X$  (min)  $< R_Y < R_X$  (max)

(5 k $\Omega \le R_Y \le 10 \text{ k}\Omega$  is recommended)

Q1: NPN silicon transistor with h<sub>FE</sub> requirements of above equations, such as 2N5961 or 2N5962.

$$t \approx 0.3 \text{ RC}_X$$



This configuration is not recommended with retriggerable opera-

To obtain variable pulse width by remote trimming, the following circuit is recommended:




- Under any operating condition, C<sub>X</sub> and R<sub>X</sub> (min) must be kept as close to the circuit as possible to minimize stray capacitance and reduce noise pickup.
- 7. Input Trigger Pulse Rules (See Triggering Truth Table)



Pin 4(12) = LOW

 $t_1$ ,  $t_3$  = Min. Positive Input Pulse Width > 40 ns


t2, t4 = Min. Negative Input Pulse Width > 40 ns



Input to Pin 4(12) (Pin 3(13) = HIGH)


Pin 5(11) = HIGH

 The retriggerable pulse width is calculated as shown below:



The retrigger pulse width is equal to the pulse width (t) plus a delay time. For pulse widths greater than 500 ns,  $f_W$  can be approximated as t. Retriggering will not occur if the retrigger pulse comes within  $\approx 0.3$  C<sub>X</sub> (ns) after the initial trigger pulse (i.e., during the discharge cycle).


 Reset Operation—An overriding clear (active LOW level) is provided on each one shot. By applying a LOW to the reset, any timing cycle can be terminated or any new cycle inhibited until the LOW reset input is removed. Trigger inputs will not produce spikes in the output when the reset is held LOW




10. V<sub>CC</sub> and Ground wiring should conform to good high frequency standards so that switching transients on V<sub>CC</sub> and Ground leads do not cause interaction between one shots. Use of a 0.01 to 0.1 μF bypass capacitor between V<sub>CC</sub> and Ground located near the DM9602 is recommended.

Note 1: For further detailed device characteristics and output performance, please refer to the NSC one-shot application note, AN-366.


# **Typical Performance Characteristics**




 $$c_X$$  - TIMING CAPACITANCE (pF) FIGURE 1. Output Pulse Width vs. Timing Resistance and Capacitance for  $$c_X$<10^3$ pF$ 




T<sub>A</sub> - AMBIENT TEMPERATURE (°C)
FIGURE 2. Normalized Output Pulse Width
vs. Ambient Temperature



 $P_X$  - EXTERNAL TIMING RESISTOR (K  $\!\Omega\!$  ) FIGURE 3. Pulse Width vs. Timing Resistor



V<sub>CC</sub> - SUPPLY VOLTAGE (V)
FIGURE 4. Normalized Output Pulse Width
vs. Supply Voltage



T<sub>A</sub> - AMBIENT TEMPERATURE (°C) FIGURE 5. Minimum Output Pulse Width vs. Ambient Temperature




FIGURE 6. Typical "K" Coefficient Variation vs. Timing Capacitance

## Absolute Maximum Ratings(Note 2)

Supply Voltage 7V Input Voltage 5.5V Operating Free Air Temperature Range 0°C to +70°C Storage Temperature Range -65°C to +150°C

7V
5.5V
5.5V
0°C to +70°C
The "Recommended Operating Conditions" table will define the conditions for actual device operation.

# **Recommended Operating Conditions**

Symbol	Parameter Supply Voltage		Min	Nom	Max	Units V	
√cc			4.75	5	5.25		
/ <sub>IH</sub>	HIGH Level	$T_A = -55^{\circ}C$					
	Input Voltage	$T_A = 0^{\circ}C$	1.9			•	
		$T_A = 25^{\circ}C$	1.8			V	
		$T_A = 75^{\circ}C$	1.65				
		T <sub>A</sub> = 125°C				•	
/ <sub>IL</sub>	LOW Level	$T_A = -55^{\circ}C$					
	Input Voltage	$T_A = 0$ °C			0.85	,	
		T <sub>A</sub> = 25°C			0.85	V	
		$T_A = 75^{\circ}C$			0.85		
		T <sub>A</sub> = 125°C				,	
OH HIGH Level Output Current				-0.8	mA		
OL	LOW Level Output Current				16	mA	
ΓΑ	Free Air Operating Temperature		0		75	°C	

### **Electrical Characteristics**

over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions (Note 3)		Min	Typ (Note 4)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -12 \text{ mA}$				-1.5	V
V <sub>OH</sub>	HIGH Level	V <sub>CC</sub> = Min, I <sub>OH</sub> = Max	2.4			V	
	Output Voltage	V <sub>IL</sub> = Max, V <sub>IH</sub> = Min (Note 5)		2.7			· .
V <sub>OL</sub>	LOW Level	V <sub>CC</sub> = Min, I <sub>OL</sub> = Max				0.45	V
	Output Voltage	V <sub>IL</sub> = Max, V <sub>IH</sub> = Min (Note 5)					
I <sub>IH</sub>	HIGH Level Input Current	$V_{CC} = Max, V_I = 4.5V$				60	μΑ
I <sub>IL</sub>	LOW Level	V <sub>CC</sub> = Max	V <sub>I</sub> = 0.45V			-1.6	mA
	Input Current	V <sub>CC</sub> = Min	V <sub>I</sub> = 0.45V			-1.41	ША
los	Short Circuit Output Current	V <sub>CC</sub> = Max, V <sub>OUT</sub> = 1V (Note 5)(Note 6)				-35	mA
$I_{CC}$ Supply Current $V_{CC} = Max$		V <sub>CC</sub> = Max			39	50	mA

Note 3: Unless otherwise noted,  $R_X = 10k$  for all tests.

Note 4: All typicals are at  $V_{CC} = 5V$ ,  $T_A = 25$ °C.

Note 5: Ground PIN 1(15) for  $V_{OL}$  on PIN 7(9) or  $V_{OH}$  and  $I_{OS}$  on PIN 6(10) and apply momentary ground to PIN 4(12). Open PIN 1(15) for  $V_{OL}$  on PIN 6(10) or  $V_{OH}$  and  $I_{OS}$  on PIN 7(9).

Note 6: Not more than one output should be shorted at a time.

Switc	hing Characteristic	cs				
$V_{CC} = 5V$	T <sub>A</sub> = 25°C					
Symbol	Parameter		Conditions	Min	Max	Units
t <sub>PLH</sub>	Propagation Delay Time,	Negative Trigger Input	C <sub>L</sub> = 15 pF		40	ns
	LOW-to-HIGH Level Output	to True Output	$C_X = 0$		40	115
t <sub>PHL</sub>	Propagation Delay Time,	Negative Trigger Input	$R_X = 5 k\Omega$		48	
	HIGH-to-LOW Level Output	To Complement Output			46	ns
t <sub>PW</sub> (MIN)	Minimum True Output				400	
	Pulse Width				100	
	Minimum Complement				110	ns
	Pulse Width				110	
t <sub>PW</sub>	Pulse Width		$R_X = 10 \text{ k}\Omega$	3.08	3.76	
			$C_X = 1000 pF$	3.06	3.76	μs
C <sub>STRAY</sub>	Maximum Allowable Wiring		Pins 2, 14 to GND		50	pF
	Capacitance				30	pΕ
R <sub>X</sub>	External Timing Resistor			5	50	kΩ

#### Physical Dimensions inches (millimeters) unless otherwise noted 0.740 - 0.780 0.090 (18.80 - 19.81)(2.286)15 14 13 12 11 10 16 15 INDEX AREA 0.250 ± 0.010 $(6.350 \pm 0.254)$ PIN NO. 1 PIN NO. 1 2 3 4 5 6 7 8 1 2 IDENT IDENT OPTION 02 0.065 $\frac{0.130 \pm 0.005}{(3.302 \pm 0.127)}$ $\frac{0.060}{(1.524)}$ 4° TYP 0.300 - 0.320 (1.651)OPTIONAL (7.620 - 8.128) 0.145 - 0.200 $\overline{(3.683 - 5.080)}$ 95°±5° $\frac{0.008 - 0.016}{(0.203 - 0.406)}$ TYP 90° ± 4° TYP 0.020 MIN 0.280 (0.508)0.125 - 0.150 (3.175 - 3.810) $0.030 \pm 0.015$ (7.112)MIN $(0.762 \pm 0.381)$ $\frac{0.014 - 0.023}{(0.356 - 0.584)}$ $0.100 \pm 0.010$ (0.325 +0.040 -0.015 $(2.540 \pm 0.254)$ 0.050 ± 0.010 (1.270 ± 0.254) N16E (REV F) TYP TYP

16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N16E

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com