

June 1989 Revised November 1999

# DM93L14 Quad Latch

#### **General Description**

The DM93L14 is a multifunctional 4-bit latch designed for general purpose storage applications in high speed digital systems. All outputs have active pull-up circuitry to provide high capacitance drive and to provide low impedance in both logic states for good noise immunity.


#### **Features**

- Can be used as single input D latches or set/reset latches
- Active low enable gate input
- Overriding master reset

# **Ordering Code:**


Order Number	Package Number	Package Description
DM93L14N	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

# **Logic Symbol**



V<sub>CC</sub> = Pin 16 GND = Pin 8

# **Connection Diagram**



### **Pin Descriptions**

Pin Names	Description		
Ē	Enable Input (Active LOW)		
D0 – D3	Data Inputs		
<del>S</del> 0 − <del>S</del> 3	Set Inputs (Active LOW)		
MR	Master Reset Input (Active LOW)		
Q0 – Q3	Latch Outputs		

### **Functional Description**

The DM93L14 consists of four latches with a common active LOW Enable input and active LOW Master Reset input. When the Enable goes HIGH, data present in the latches is stored and the state of the latch is no longer affected by the  $S_n$  and  $D_n$  inputs. the Master Reset when activated overrides all other input conditions forcing all latch outputs LOW. Each of the four latches can be operated in one of two modes:

D-TYPE LATCH—For D-type operation the  $\overline{S}$  input of a latch is held LOW. While the common Enable is active the latch output follows the D input. Information present at the latch output is stored in the latch when the Enable goes HIGH.


SET/RESET LATCH—During set/reset operation when the common Enable is LOW a latch is reset by a LOW on the D input, and can be set by a LOW on the S input if the D input is HIGH. If both  $\overline{S}$  and D inputs are LOW, the D input will dominate and the latch will be reset. When the Enable goes HIGH, the latch remains in the last state prior to disablement. The two modes of latch operation are shown in the Truth Table.

#### **Truth Table**

MR	Ē	D	s	$Q_n$	Operation
Н	L	L	L	L	D Mode
Н	L	Н	L	L	
Н	Н	Х	Х	Q <sub>n-1</sub>	
Н	L	L	L	L	R/S Mode
Н	L	Н	L	Н	
Н	L	L	Н	L	
Н	L	Н	Н	$Q_{n-1}$	
Н	Н	Χ	Χ	Q <sub>n-1</sub> Q <sub>n-1</sub>	
L	Х	Х	Х	L	RESET

- H = HIGH Voltage Level L = LOW Voltage Level
- X = Immaterial
- Q<sub>n-1</sub> = Previous Output State
- Q<sub>n</sub> = Present Output State

#### **Logic Diagram**



# **Absolute Maximum Ratings**(Note 1)

Supply Voltage 7V Input Voltage 5.5V Operating Free Air Temperature Range  $0^{\circ}$ C to +70°C Storage Temperature Range  $-65^{\circ}$ C to +150°C

**Note 1:** The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The Recommended Operating Conditions table will define the conditions for actual device operation.

# **Recommended Operating Conditions**

Symbol	Parameter	Min	Nom	Max	Units
V <sub>CC</sub>	Supply Voltage	4.5	5	5.5	V
V <sub>IH</sub>	HIGH Level Input Voltage	2			V
V <sub>IL</sub>	LOW Level Input Voltage			0.7	V
ГОН	HIGH Level Output Voltage			-400	μΑ
loL	LOW Level Output Current			4.8	mA
T <sub>A</sub>	Free Air Operating Temperature	-55		125	°C
t <sub>S</sub> (H)	Setup Time HIGH or LOW	10			
t <sub>S</sub> (L)	D <sub>n</sub> to $\overline{E}$	20			ns
t <sub>H</sub> (H)	Hold Time HIGH or LOW	0			ns
t <sub>H</sub> (L)	$D_n$ to $\overline{E}$	10			115
t <sub>S</sub> (H)	Setup time HIGH, $D_n$ to $\overline{\overline{S}}_n$	15			ns
t <sub>H</sub> (L)	Hold time LOW, $D_n$ to $\overline{\overline{S}}_n$	5			ns
t <sub>W</sub> (L)	E Pulse Width LOW	30			ns
t <sub>W</sub> (L)	MR Pulse Width LOW	25			ns
t <sub>REC</sub>	Recovery time, $\overline{MR}$ to $\overline{E}$	5			ns

### **Electrical Characteristics**

Over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Condition	Conditions		Typ (Note 2)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -10 \text{ mA}$				-1.5	V
V <sub>OH</sub>	HIGH Level Output Voltage	$V_{CC} = Min, I_{OH} = Max,$ $V_{IL} = Max, V_{IH} = Min$	00				V
V <sub>OL</sub>	LOW Level Output Voltage	$V_{CC} = Min, I_{OL} = Max,$ $V_{IH} = Min, V_{IL} = Max$				0.3	V
I <sub>I</sub>	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$				1	mA
I <sub>IH</sub>	HIGH Level Input Current	$V_{CC} = Max, V_I = 2.4V$	Inputs			20	μА
			D <sub>n</sub>			30	μА
I <sub>IL</sub>	LOW Level Input Current	$V_{CC} = Max, V_I = 0.3V$	Inputs			-400	μА
			D <sub>n</sub>			-600	
Ios	Short Circuit	V <sub>CC</sub> = Max	•	2.5		-25	mA
	Output Current	(Note 3)		-2.5			
I <sub>CC</sub>	Supply Current	V <sub>CC</sub> = Max (Note 4)				16.5	mA

Note 2: All typicals are at  $V_{CC} = 5V$ ,  $T_A = 25^{\circ}C$ 

Note 3: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 4:  $\ensuremath{\text{I}_{\text{CC}}}$  is measured with all outputs open and all inputs grounded.

# **Switching Characteristics**

 $V_{CC} = +5.0V$ ,  $T_A = +25^{\circ}C$  (See Waveforms and Load Configurations)

Symbol	Parameter	Min	Max	Units	
t <sub>PLH</sub>	Propagation Delay		45		
t <sub>PHL</sub>	Ē to Q <sub>n</sub>		36	ns	
t <sub>PLH</sub>	Propagation Delay		30	ns	
t <sub>PHL</sub>	D <sub>n</sub> to Q <sub>n</sub>		30	115	
t <sub>PLH</sub>	Propagation Delay, MR to Q <sub>n</sub>		30	ns	
t <sub>PHL</sub>	Propagation Delay, $\overline{S}_n$ to $Q_n$		33	ns	

#### Physical Dimensions inches (millimeters) unless otherwise noted 0.740 - 0.770 (18.80 - 19.56)(2.286) 14 13 12 14 13 12 11 10 9 8 $0.250 \pm 0.010$ (6.350 ± 0.254) PIN NO. 1 1 2 3 4 5 6 1 2 3 IDENT $\frac{0.092}{(2.337)}$ DIA $\frac{0.030}{(0.762)}$ MAX OPTION 1 OPTION 02 $0.135 \pm 0.005$ 0.300 - 0.320 $(3.429 \pm 0.127)$ (7.620 - 8.128)0.065 0.145 - 0.200 0.060 r 4° TYP Optional (1.651) (3.683 - 5.080)(1.524) $\frac{0.008 - 0.016}{(0.203 - 0.406)}$ TYP 95° ± 5° 0.020 (0.508) MIN 0.125 - 0.150 $0.075 \pm 0.015$ (3.175 - 3.810)0.280 $(1.905 \pm 0.381)$ (7.112)-MIN 0.014 -- 0.023 TYP $\frac{0.100 \pm 0.010}{(2.540 \pm 0.254)} \text{ TYP}$ (0.356 - 0.584)

14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N14A

 $\frac{0.050 \pm 0.010}{(1.270 - 0.254)} \text{ TYP}$ 

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

 $0.325 + 0.040 \\ -0.015 \\ \hline (8.255 + 1.016) \\ -0.381)$ 

www.fairchildsemi.com

N14A (REV F)